

# CDx4AC283, CDx4ACT283 4-Bit Binary Fill Adder with Fast Carry

# 1 Features

- **Buffered** inputs
- Exceeds 2kV ESD protection MIL-STD-883, method 3015
- SCR-latchup-resistant CMOS process and circuit design
- Speed of bipolar FAST™/AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC types feature 1.5V to 5.5V operation and • balanced noise immunity at 30% of the supply
- ±24mA output drive current
  - Fanout to 15 FAST<sup>™</sup> ICs
  - Drives 50Ω transmission lines

# **2** Description


The 'AC283 and 'ACT283 4-bit binary adders with fast carry that utilize Advanced CMOS Logic technology. These devices add two 4-bit binary numbers and generate a carryout bit if the sum exceeds 15.

Because of the symmetry of the add function, this device can be used with either all active-HIGH operands (positive logic) or with all active-LOW operands (negative logic). When using positive logic, the carry-in input must be tied LOW if there is no carry-in.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>	BODY SIZE <sup>(3)</sup>
CDx4AC283/	D (SOIC,16)	9.9mm x 6mm	9.9mm x 3.90mm
CDx4ACT283	N (PDIP,16)	19.3mm x 9.4mm	19.3mm x 6.35mm

- For more information, see Mechanical, Packaging, and (1) Orderable Information.
- The package size (length × width) is a nominal value and (2) includes pins, where applicable.
- (3)The body size (length × width) is a nominal value and does not include pins.



**Functional Block Diagram** 






# **Table of Contents**

1 Features 2 Description	
3 Pin Configuration and Functions	
4 Specifications	4
4.1 Absolute Maximum Ratings	
4.2 ESD Ratings	
4.3 Recommended Operating Conditions	
4.4 Thermal Information	4
4.5 DC Electrical Specifications	5
4.6 Switching Specifications	7
5 Parameter Measurement Information	
6 Detailed Description	9
6.1 Overview	
6.2 Functional Block Diagram	9

7 Application and Implementation	10
7.1 Power Supply Recommendations	
7.2 Layout	. 10
8 Device and Documentation Support	12
8.1 Documentation Support	. 12
8.2 Receiving Notification of Documentation Updates	12
8.3 Support Resources	. 12
8.4 Trademarks	12
8.5 Electrostatic Discharge Caution	12
8.6 Glossary	12
9 Revision History	. 12
10 Mechanical, Packaging, and Orderable	
Information	. 12



# **3 Pin Configuration and Functions**



# Figure 3-1. CD54AC283, CD54ACT283 J Package; CD74AC283, CD74ACT283 D or N Package; 16-Pin CDIP, PDIP, or SOIC (Top View)

PIN			DESCRIPTION
NAME	NO.		DESCRIPTION
S1	1	0	Sum output 1
B1	2	I	1 bit input for binary number B
A1	3	I	1 bit input for binary number A
S0	4	0	Sum output 0
A0	5	I	0 bit input for binary number A
В0	6	I	0 bit input for binary number B
C <sub>IN</sub>	7	I	Carry input
GND	8	G	Ground
C <sub>OUT</sub>	9	0	Carry output
S3	10	0	Sum output 3
B3	11	I	3 bit input for binary number B
A3	12	I	3 bit input for binary number A
S2	13	0	Sum output 2
A2	14	I	2 bit input for binary number A
B2	15	I	2 bit input for binary number B
V <sub>CC</sub>	14	Р	V <sub>cc</sub>

#### Table 3-1. Pin Functions

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

UNIT V

mΑ

mΑ

mΑ

mA

°C

°C

# **4** Specifications

# 4.1 Absolute Maximum Ratings

	aling nee-all temperature range (unles				
			MIN	MAX	
V <sub>CC</sub>	DC Supply Voltage		-0.5	6	
I <sub>IK</sub>	DC Input Diode Current	For $V_1 < -0.5V$ or $V_1 > V_{CC} + 0.5V$		±20	
I <sub>ОК</sub>	DC Output Diode Current	For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$		±50	
I <sub>O</sub>	DC Output Source or Sink Current per Output Pin	For $V_{O}$ > -0.5V or $V_{O}$ < $V_{CC}$ + 0.5V		±50	
$I_{CC}$ or $I_{GN}$	ID <sup>(2)</sup> DC V <sub>CC</sub> or Ground Current			±100	
TJ	Junction temperature (Plastic Package)			150	
T <sub>stg</sub>	Storage temperature		-65	150	

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

(1) Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

For up to 4 outputs per device, add ±25mA for each additional output. (2)

#### 4.2 ESD Ratings

			VALUE	UNIT	
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001( <sup>(1)</sup>	±2000	V	Ĺ

JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process. (1)

#### 4.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	Supply Voltage Range			
V <sub>CC</sub> <sup>(1)</sup>	AC Types	1.5	5.5	V
	ACT Types	4.5	5.5	v
V <sub>I</sub> , V <sub>O</sub>	DC Input or Output Voltage	0	V <sub>CC</sub>	V
	Input Rise and Fall Slew Rate			
dt/dv	AC Types, 1.5V to 3V		±50	
	AC Types, 3.6V to 5.5V		±20	ns (Max)
	ACT Types, 4.5V to 5.5V		±10	
T <sub>A</sub>	Temperature Range	-55	125	°C

(1) Unless otherwise specified, all voltages are referenced to ground.

#### **4.4 Thermal Information**

THERMAL METRIC <sup>(1)</sup>			D (SOIC) N (PDIP)	
		16 PINS	16 PINS	UNIT
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	73	67	°C/W


The package thermal impedance is calculated in accordance with JESD 51. (1)



# 4.5 DC Electrical Specifications

exmool	DADAMETED	TEST CO	NDITIONS	V OD	25°0	C	-40°C TO	85 °C	-55°C TO	125°C	11017
SYMBOL	PARAMETER	V <sub>I</sub> (V)	l <sub>o</sub> (mA)	V <sub>CC</sub> (V)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	AC TYPES			J							
V <sub>IH</sub>				1.5	1.2	-	1.2	-	1.2	-	V
	High Level Input Voltage	-	-	3	2.1	-	2.1	-	2.1	-	V
				5.5	3.85	-	3.85	-	3.85	-	V
V <sub>IL</sub>				1.5	-	0.3	-	0.3	-	0.3	V
	Low Level Input Voltage	-	-	3	-	0.9	-	0.9	-	0.9	V
				5.5	-	1.65	-	1.65	-	1.65	V
V <sub>OH</sub>			-0.05	1.5	1.4	-	1.4	-	1.4	-	V
			-0.05	3	2.9	-	2.9	-	2.9	-	V
			-0.05	4.5	4.4	-	4.4	-	4.4	-	V
	High Level Output Voltage	V <sub>IH</sub> or V <sub>IL</sub>	-4	3	2.58	-	2.48	-	2.4	-	V
	vollage		-24	4.5	3.94	-	3.8	-	3.7	-	V
			-75 <sup>(1)</sup> , <sup>(2)</sup>	5.5	-	-	3.85	-	-	-	V
			-50 <sup>(1)</sup> , (2)	5.5	-	-	-	-	3.85	-	V
V <sub>OL</sub>			0.05	1.5	-	0.1	-	0.1	_	0.1	V
			0.05	3	-	0.1	-	0.1	-	0.1	V
			0.05	4.5	-	0.1	-	0.1	-	0.1	V
	Low Level Output Voltage	V <sub>IH</sub> or V <sub>II</sub>	12	3	-	0.36	-	0.44	-	0.5	V
			24	4.5	-	0.36	-	0.44	-	0.5	V
			75 <sup>(1)</sup> , <sup>(2)</sup>	5.5	-	-	-	1.65	-	-	V
			50 <sup>(1)</sup> , <sup>(2)</sup>	5.5	-	-	-	-	-	1.65	V
I	Input Leakage Current	V <sub>CC</sub> or GND	-	5.5	-	±0.1	-	±1	-	±1	μA
I <sub>CC</sub>	Quiescent Supply Current MSI	V <sub>CC</sub> or GND	0	5.5	-	8	-	80	-	160	μA
	ACT TYPES	1		1 1							L
V <sub>IH</sub>	High Level Input Voltage	-	-	4.5 to 5.5	2	-	2	-	2	-	V
V <sub>IL</sub>	Low Level Input Voltage	-	-	4.5 to 5.5	-	0.8	-	0.8	-	0.8	V
V <sub>OH</sub>			-0.05	4.5	4.4	-	4.4	-	4.4	-	V
	High Level Output	V <sub>IH</sub> or V <sub>IL</sub>	-24	4.5	3.94	-	3.8	-	3.7	-	V
	Voltage		-75 <sup>(1)</sup> , <sup>(2)</sup>	5.5	-	-	3.85	-	-	-	V
			-50 <sup>(1)</sup> , <sup>(2)</sup>	5.5	-	-	-	-	3.85	-	V
V <sub>OL</sub>			0.05	4.5	-	0.1	-	0.1	-	0.1	V
			24	4.5	-	0.36	-	0.44	-	0.5	V
	Low Level Output Voltage	VIH OF VIL	75 <sup>(1)</sup> , <sup>(2)</sup>	5.5	-	-	-	1.65	-	-	V
			50 <sup>(1)</sup> , <sup>(2)</sup>	5.5	-	-	-	-	-	1.65	V
I	Input Leakage Current	V <sub>CC</sub> or GND	-	5.5	-	±0.1	-	±1	-	±1	μA
I <sub>CC</sub>	Quiescent Supply Current MSI	V <sub>CC</sub> or GND	0	5.5	-	8	-	80	-	160	μA

# CD54AC283, CD74AC283, CD54ACT283, CD74ACT283





SYMBOL	PARAMETER	TEST CO	NDITIONS		25°C	;	-40°C TO	85 °C	-55°C TO	125°C	UNIT
STMBOL	FARAMETER	V <sub>I</sub> (V)	l <sub>O</sub> (mA)	V <sub>cc</sub> (V)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ΔI <sub>CC</sub>	Additional Supply Current per Input Pin TTL Inputs High 1 Unit Load	V <sub>CC</sub> -2.1	-	4.5 to 5.5	-	2.4	-	2.8	-	3	mA

(1) Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

(2)	Test verifies a minimum 50Ω transmission-line-drive capability at 85°C, 75Ω at 125°C.	

nput Load Table
UNIT LOAD
1.66
1.9
1.4
1.1

#### Note

Unit load is ΔI<sub>CC</sub> limit specified in DC Electrical Specifications Table, e.g., 2.4mA max at 25°C.

Copyright © 2025 Texas Instruments Incorporated



# 4.6 Switching Specifications

Input t<sub>r</sub>, t<sub>f</sub> = 3ns, C<sub>L</sub> = 50pF (Worst Case)

PARAMETER	SYMBOL	V <sub>cc</sub> (V)	-40°C TO 85°C			-55°C TO 125°C			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
AC TYPES			•						
Propagation Delay, An or Bn to	t <sub>PLH</sub> , t <sub>PHL</sub>	1.5	-	-	199	-	-	219	ns
C <sub>OUT</sub>		3.3 <sup>(1)</sup>	6.3	-	22.4	6.2	-	24.6	ns
C <sub>IN</sub> to Sn C <sub>IN</sub> to C <sub>OUT</sub>		5 <sup>(2)</sup>	4.5	-	16	4.4	-	17.6	ns
Propagation Delay, An or Bn to Sn	t <sub>PLH</sub> , t <sub>PHL</sub>	1.5	-	-	207	-	-	228	ns
		3.3	6.6	-	23.2	6.4	-	25.5	ns
		5	4.7	-	16.5	4.6	-	18.2	ns
Input Capacitance	CI	-	-	-	10	-	-	10	pF
Power Dissipation Capacitance	C <sub>PD</sub> <sup>(3)</sup>	-	-	120	-	-	120	-	pF
ACT TYPES	1							I	
Propagation Delay, An or Bn to C <sub>OUT</sub> C <sub>IN</sub> to Sn C <sub>IN</sub> to C <sub>OUT</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>	5 <sup>(2)</sup>	4.5	-	16	2.7	-	17.6	ns
Propagation Delay, An or Bn to Sn	t <sub>PLH</sub> , t <sub>PHL</sub>	5	4.7	-	16.5	3.3	-	18.2	ns
Input Capacitance	CI	-	-	-	10	-	-	10	pF
Power Dissipation Capacitance	C <sub>PD</sub> <sup>(3)</sup>	-	-	120	-	-	120	-	pF

(1) 3.3V Min is at 3.6V, Max is at 3V.

(2) 5V Min is at 5.5V, Max is at 4.5V.

(3)  $C_{PD}$  is used to determine the dynamic power consumption per function.

Note

AC:  $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ 

ACT:  $P_D = V_{CC}^2 f_i (C_{PD} + C_L) + V_{CC} \Delta I_{CC}$  where  $f_i$  = input frequency,  $C_L$  = output load capacitance,  $V_{CC}$  = supply voltage.



# **5** Parameter Measurement Information





Figure 5-1. Propagation Delay Times



A. For AC Series Only: When  $V_{CC}$  = 1.5V,  $R_L$  = 1k $\Omega$ .

#### Figure 5-2. Propagation Delay Times

	AC	ACT
Input Level	V <sub>CC</sub>	3V
Input Switching Voltage, V <sub>S</sub>	0.5 V <sub>CC</sub>	1.5V
Output Switching Voltage, V <sub>S</sub>	0.5 V <sub>CC</sub>	0.5 V <sub>CC</sub>



9


# 6 Detailed Description

### 6.1 Overview

The 'AC283 and 'ACT283 4-bit binary adders with fast carry that utilize Advanced CMOS Logic technology. These devices add two 4-bit binary numbers and generate a carryout bit if the sum exceeds 15.

Because of the symmetry of the add function, this device can be used with either all active-HIGH operands (positive logic) or with all active-LOW operands (negative logic). When using positive logic, the carry-in input must be tied LOW if there is no carry-in.

### 6.2 Functional Block Diagram





# 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 7.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1µF and 1µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

## 7.2 Layout

#### 7.2.1 Layout Guidelines

- Bypass capacitor placement
  - Place near the positive supply terminal of the device
  - Provide an electrically short ground return path
  - Use wide traces to minimize impedance
  - Keep the device, capacitors, and traces on the same side of the board whenever possible
- Signal trace geometry
  - 8mil to 12mil trace width
  - Lengths less than 12cm to minimize transmission line effects
  - Avoid 90° corners for signal traces
  - Use an unbroken ground plane below signal traces
  - Flood fill areas around signal traces with ground
  - For traces longer than 12cm
    - Use impedance controlled traces
    - Source-terminate using a series damping resistor near the output
    - · Avoid branches; buffer signals that must branch separately

#### 7.2.2 Layout Example




Figure 7-1. Example Trace Corners for Improved Signal Integrity






Figure 7-2. Example Bypass Capacitor Placement for TSSOP and Similar Packages




Figure 7-3. Example Bypass Capacitor Placement for WQFN and Similar Packages

11




Figure 7-4. Example Bypass Capacitor Placement for SOT, SC70 and Similar Packages




Figure 7-5. Example Damping Resistor Placement for Improved Signal Integrity



# 8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### 8.1 Documentation Support

#### 8.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report
- Texas Instruments, Designing With Logic application report
- Texas Instruments, *Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices* application report

#### 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 8.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

#### **9 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision D (May 2000) to Revision E (January 2025)

 Added Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Device Functional Modes, Application and Implementation section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section

# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

12 Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

Page

Product Folder Links: CD54AC283 CD74AC283 CD54ACT283 CD74ACT283

# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated