









SLVSE40C - FEBRUARY 2018 - REVISED SEPTEMBER 2019

BQ25882

BQ25882 I²C Controlled, 2-Cell, 2-A Boost-Mode Battery Charger For USB Input

1 Features

- High-efficiency 2-A, 1.5-MHz switch mode boost charger
 - 92.5% Charge efficiency at 7.6-V battery, 1-A charge
 - Optimized for USB input and 2-cell Li-lon output
 - Selectable low power PFM mode for light load operation with out-of-audio option
- USB On-the-Go (OTG) with adjustable output from 4.5 V to 5.5 V
 - Buck converter with up-to 2-A output
 - 94.5% Efficiency at 5-V, 1-A output
 - Accurate constant current (CC) limit
 - Output short protection
 - Selectable low power PFM mode for light load operation with out-of-audio option
- Single Input to support USB input adapters
 - Supports 3.9-V to 6.2-V input voltage range with 20-V absolute maximum input voltage rating
 - Input current limit (500 mA to 3.3 A with 100mA resolution) to support USB2.0, USB3.0 standard adapters
 - Maximum power tracking by input voltage limit up-to 5.5 V
 - Auto-detect USB SDP, CDP, DCP, and nonstandard adapters
- Input current optimizer (ICO) to maximize input power without overloading adapters
- Highest battery discharge efficiency with 15-mΩ battery discharge MOSFET
- Integrated ADC for system monitoring (BUS voltage and current, BAT voltage, charge current, SYS voltage, and NTC and die temperature)
- Narrow VDC (NVDC) power path management
 - Instant-on works with no battery or deeply discharged battery
 - Ideal diode operation in battery supplement mode
- Flexible autonomous and I²C mode for optimal system performance

- High integration includes all MOSFETs, current sensing and loop compensation
- High accuracy
 - ±0.4% Charge voltage regulation
 - ±7.5% Charge current regulation
 - ±7.5% Input current regulation
- Safety
 - Battery temperature sensing in charge and OTG buck mode
 - Thermal regulation and thermal shutdown

2 Applications

- Wireless speaker
- Digital camera (DSC, DVC)
- Mobile printer
- Tablet
- Eletronic point of sales (ePOS)
- · Portable electronic devices

3 Description


The BQ25882 is a highly-integrated 2-A switch-mode battery charge management and system power path management device for dual-cell Li-lon and Lipolymer batteries. The I²C Serial interface with charging and system settings makes the device a truly flexible solution.

Device Information(1)

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|-------------|------------|-----------------------------|
| BQ25882 | DSBGA (25) | 2.10 x 2.10 mm ² |

 For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic





| Table of (| Contents |
|------------|----------|
|------------|----------|

| 1 | Features 1 | | 8.4 Device Functional Modes | 34 |
|---|--------------------------------------|----|---|-------|
| 2 | Applications 1 | | 8.5 Register Maps | 35 |
| 3 | Description 1 | 9 | Application and Implementation | 68 |
| 4 | Revision History | | 9.1 Application Information | 68 |
| 5 | Device Comparison Table3 | | 9.2 Typical Application | 68 |
| 6 | Pin Configuration and Functions 4 | 10 | Power Supply Recommendations | 74 |
| 7 | Specifications6 | 11 | Layout | 75 |
| • | 7.1 Absolute Maximum Ratings | | 11.1 Layout Guidelines | 75 |
| | 7.2 ESD Ratings | | 11.2 Layout Example | 76 |
| | 7.3 Recommended Operating Conditions | 12 | Device and Documentation Support | 77 |
| | 7.4 Thermal Information | | 12.1 Device Support | 77 |
| | 7.5 Electrical Characteristics | | 12.2 Documentation Support | 77 |
| | 7.6 Timing Requirements11 | | 12.3 Receiving Notification of Documentation Update | es 77 |
| | 7.7 Typical Characteristics | | 12.4 Community Resources | 77 |
| 8 | Detailed Description 16 | | 12.5 Trademarks | 77 |
| | 8.1 Overview 16 | | 12.6 Electrostatic Discharge Caution | 77 |
| | 8.2 Functional Block Diagram | | 12.7 Glossary | 77 |
| | 8.3 Feature Description | 13 | Mechanical, Packaging, and Orderable Information | 78 |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Revision B (December 2018) to Revision C | Page |
|---|------|
| Added Device Comparison Table section | 3 |
| Changes from Revision A (August 2018) to Revision B | Page |
| Deleted bq25880 references from Functional Block Diagram | 17 |
| Added ADC is enabled to list of conditions to enable buck operation in Buck Mode Operation from Battery (OTG) section | 20 |
| Changes from Original (February 2018) to Revision A | Page |
| Changed from Advance Information to Production Data | 1 |




5 Device Comparison Table

Table 1. Device Comparison

| PRT NUMBER | BQ25882 | BQ25883 | BQ25886 | BQ25887 |
|----------------------|-----------------|--------------|--------------|--------------|
| VBUS Operating Range | 3.9 to 6.2 V | 3.9 to 6.2 V | 4.3 to 6.2 V | 3.9 to 6.2 V |
| USB Detection | D+/D- | D+/D- | D+/D- | PSEL |
| Power Path | Yes | Yes | Yes | No |
| Cell Balancing | No | No | No | Yes |
| OTG | Up to 2 A | Up to 2 A | Up to 2 A | No OTG |
| 16 bit ADC | Yes | Yes | No | Yes |
| Control Interface | I2C | I2C | Standalone | I2C |
| Status Pin | /PG | STAT, /PG | STAS, /PG | STAT, /PG |
| Package | 2.1x2.1 WCSP-25 | 4x4 QFN-24 | 4x4 QFN-24 | 4x4 QFN-24 |



6 Pin Configuration and Functions



Top View = Xray through a soldered down part with A1 starting in upper left corner

Pin Functions

| | PIN | 1/0 | PERCENTION | | | |
|--------|------|-----|---|--|--|--|
| NAME | NO. | 1/0 | DESCRIPTION | | | |
| BAT | C4 | P | Battery Power Connection – The internal BATFET is connected between SYS and BAT. Connect a | | | |
| DAT | C5 | ' | 10μF ceramic capacitor closely to the BAT pin and GND. | | | |
| BATN | E4 | Al | Negative Battery Sense Terminal – Kelvin connect as close as possible to negative battery terminal | | | |
| BATP | E5 | Al | Positive Battery Sense Terminal – Kelvin connect as close as possible to positive battery terminal | | | |
| BTST | D5 | Р | PWM High-side Driver Supply – Internally, BTST is connected to the cathode of the boot-strap diode. Connect a 0.047µF bootstrap capacitor from SW to BTST. | | | |
| CE | E1 | DI | Active Low Charge Enable Pin – Battery charging is enabled when EN_CHG bit is 1 and $\overline{\text{CE}}$ pin is LOW. $\overline{\text{CE}}$ pin must be pulled HIGH or LOW, do not leave floating. | | | |
| D+ | C1 | AIO | Positive USB data line – D+/D– based USB host/charging port detection. The detection includes data contact detection (DCD) and secondary detection in BC1.2. | | | |
| D- | D1 | AIO | gative USB data line – D+/D– based USB host/charging port detection. The detection includes ta contact detection (DCD) and secondary detection in BC1.2. | | | |
| OND | А3 | | O | | | |
| GND | B3 — | | Ground Return | | | |
| ILIM | D3 | AI | Input Current Limit – ILIM pin sets the maximum input current and can be used to monitor input current. IINDPM loop regulates ILIM pin voltage at 0.8 V. When ILIM pin is less than 0.8 V, the input current limit can be calculated by IIN = KILIM x VILIM / (R _{ILIM} x 0.8 V). A resistor connected from ILIM pin to ground sets the current limit as IINMAX = KILIM / R _{ILIM} . The actual input current limit is the lower limit set by ILIM pin (when EN_ILIM bit is HIGH) or IINDPM register bits. Input current limit less than 500mA is not supported on ILIM pin. The ILIM pin function can be disabled when EN_ILIM bit is 0. | | | |
| ĪNT | С3 | DO | Open Drain Active Low Interrupt Output – Connect /INT to the logic rail via a 10-k Ω resistor. The INT pin sends active low, 256-μs pulse to the host to report charger device status and fault. | | | |
| PG | C2 | DO | Open Drain Active Low Power Good Indicator – Connect to the pull up rail via 10-kΩ resistor. LOW indicates a good input source if the input voltage is within VVBUS_OP, and can provide more than IPOORSRC. | | | |
| PMID | A2 | P | Blocking MOSFET Connection – Given the total input capacitance, place 1µF on VBUS, and the rest | | | |
| PIVIID | B2 P | | on PMID, as close to the IC as possible. Typical value: 10µF ceramic capacitor | | | |



Pin Functions (continued)

| | PIN | | DESCRIPTION | | |
|------|-----|-----|---|--|--|
| NAME | NO. | 1/0 | DESCRIPTION | | |
| REGN | D4 | Р | Gate Drive Supply – Bias supply for internal MOSFETs driver and IC. Bypass REGN to GND with a 4.7μF ceramic capacitor. | | |
| SCL | D2 | DI | I2C Interface Clock – Connect SCL to the logic rail through a 10-kΩ resistor. | | |
| SDA | E2 | DIO | I2C Interface Data – Connect SDA to the logic rail through a 10-kΩ resistor. | | |
| CM | A4 | Р | Industry Compositor Connect to the quitabod side of the outernal industry | | |
| SW | A5 | _ P | Inductor Connection – Connect to the switched side of the external inductor. | | |
| | B4 | | System Connection – The internal BATFET is connected between SYS and BAT. When the battery | | |
| SYS | B5 | P | falls below the minimum system voltage, switch-mode converter keeps SYS above the minimum system voltage. Connect a 44µF ceramic capacitor closely to the SYS pin and GND. | | |
| TS | E3 | AI | Temperature Qualification Voltage – Connect a negative temperature coefficient thermistor. Program temperature window with a resistor divider from REGN to TS to GND. Charge suspends when TS pin is out of range. Recommend 103AT-2 thermistor. | | |
| VBUS | A1 | Р | Input Supply – VBUS is connected to the external DC supply. Bypass VBUS to GND with at least 1µF | | |
| VDUS | B1 | P | ceramic capacitor, placed as close to the IC as possible. | | |



Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

| | | MIN | MAX | UNIT |
|--|---|---------------------|-----|------|
| | VBUS (converter not switching) | -0.3 | 20 | V |
| | PMID (converter not switching) | -0.3 | 8.5 | V |
| | BAT, SYS (converter not switching) | -0.3 | 12 | V |
| | SW | -0.6 ⁽²⁾ | 13 | V |
| Valtage Deeper (with respect to CND unless | BTST | -0.3 | 19 | V |
| Voltage Range (with respect to GND unless otherwise specified) | BATP | -0.3 | 12 | V |
| | BATN, REGN, SDA, SCL, INT, CE, TS, D+, D-, PG | -0.3 | 6 | V |
| | ILIM | -0.3 | 5 | V |
| | BTST to SW | -0.3 | 6 | V |
| | SYS to BAT | -0.3 | 8.5 | V |
| Output Sink Current | ĪNT, PG | | 6 | mA |
| Junction Temperature, T _J | | -40 | 150 | °C |
| Storage temperature, T _{stg} | | -40 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|---|-------|------|
| | | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) | ±2000 | V |
| V _(ESD) | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101 (2) | ±250 | V |

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM MAX | UNIT |
|----------------------|---|-----|--------------------|------|
| V_{VBUS} | Input voltage | 3.9 | 6.2 | V |
| I _{VBUS} | Average input current (VBUS) | | 3.3 | А |
| I _{BAT} | Average charge current (BAT) | | 2.2 | Α |
| V_{BAT} | Battery voltage (BATP - BATN) | | 9.2 ⁽¹⁾ | V |
| I _{BAT_RMS} | RMS discharging current with internal MOSFET | | 4 | Α |
| I _{BAT_PK} | Peak discharging current with internal MOSFET | | 8 | Α |
| T _A | Operating free-air temperature | -40 | 85 | °C |

The inherent switching noise voltage spikes should not exceed the absolute maximum rating on SW pins. A tight layout minimizes switching noise.

⁻²V for 50ns



7.4 Thermal Information

over operating free-air temperature range (unless otherwise noted)

| | | BQ25882 | | |
|-----------------------|--|-------------|------|--|
| | THERMAL METRIC ⁽¹⁾ | YFF (DSBGA) | UNIT | |
| | | 25-BALL | | |
| $R_{\Theta JA}$ | Junction-to-ambient thermal resistance (EVM ⁽²⁾) | 24 | °C/W | |
| $R_{\Theta JA}$ | Junction-to-ambient thermal resistance (JEDEC (1)) | 64.4 | °C/W | |
| $R_{\Theta JC(top)}$ | Junction-to-case (top) thermal resistance | 0.4 | °C/W | |
| $R_{\Theta JB}$ | Junction-to-board thermal resistance | 14.8 | °C/W | |
| ΨͿΤ | Junction-to-top characterization parameter | 0.2 | °C/W | |
| ΨЈВ | Junction-to-board characterization parameter | 14.9 | °C/W | |
| R _{OJC(bot)} | Junction-to-case (bottom) thermal resistance | N/A | °C/W | |

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

 $V_{VBUS_UVLOZ} < V_{VBUS_OV}, T_J = -40$ °C to+125°C, and $T_J = 25$ °C for typical values (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------------|--|--|-----|------|-------|------|
| QUIESCENT CUI | RRENTS | | | | | |
| | Battery discharge current (BATP, | VBAT = 9 V, No VBUS, SCL, SDA = 0 V or 1.8 V, ADC Disabled, T _J = 25°C | | 11.5 | 14 | μA |
| I _{BAT} | BAT, ŚYS) | VBAT = 9 V, No VBUS, SCL, SDA = 0 V or 1.8 V, ADC Disabled, T _J < 85°C | | 11.5 | 20 | μA |
| L | Input supply current (VBUS) in HIZ | VBUS = 5 V, High-Z Mode, no battery, ADC Disabled, T _J = 25°C | | 30 | 35 | μΑ |
| IVBUS_HIZ | input supply current (VBOS) in Filz | VBUS = 5 V, High-Z Mode, no battery, ADC Disabled, T _J < 85°C | | 30 | 40 | μΑ |
| 1 | Input supply current (VBUS) | VBUS = 5 V, V_{BAT} = 7.6 V, converter not switching | | 1.5 | 3 | mA |
| I _{VBUS} | input supply current (VBOS) | VBUS = 5 V, V_{BAT} = 7.6 V, converter switching, I_{SYS} = 0A | | 3 | | mA |
| I _{BAT_OTG} | Battery discharge current in OTG mode | $\begin{split} \text{VBAT} &= 8.4 \text{ V, OTG Buck Mode,} \\ \text{I}_{\text{VBUS}} &= 0\text{A, converter switching} \end{split}$ | | 3 | | mA |
| VBUS/VBAT PO | WER UP | | | | | |
| V _{VBUS_OP} | VBUS operating range | | 3.9 | | 6.2 | V |
| V_{VBUS_UVLOZ} | VBUS rising for active I2C, no battery | VBUS rising | | 3.3 | 3.6 | V |
| V _{VBUS_PRESENT} | | VBUS rising | | 3.65 | 3.9 | V |
| V | VBUS over-voltage rising threshold | VBUS rising | 6.2 | | 6.6 | V |
| V_{VBUS_OV} | VBUS over-voltage falling threshold | VBUS falling | 5.9 | | 6.4 | V |
| V_{BAT_UVLOZ} | Battery for active I2C | VBAT rising | 3.7 | 4.0 | 4.335 | V |
| $V_{POORSRC}$ | Bad adapter detection threshold | | | 3.7 | | V |
| I _{POORSRC} | Bad adapter detection current source | | | 15 | | mA |
| POWER-PATH | | | | | | |
| V _{SYS} | Typical System Regulation Voltage | ISYS = 0A, VBAT = 8.80 V > SYS_MIN[3:0], Charge Disabled (EN_CHG = 0). Offset above VBAT | | 100 | | mV |
| V _{SYS} | Typical System Regulation Voltage | ISYS = 0A, VBAT < SYS_MIN[3:0], Charge Disabled (EN_CHG = 0). Offset above SYS_MIN | | 200 | | mV |
| V _{SYS_MIN} | System Regulation Voltage | VBAT < SYS_MIN[3:0] = 1010, Charge Disabled (EN_CHG = 0) | 7 | 7.2 | | V |
| P (O1) | Blocking MOSFET on-resistance | $T_J = 25^{\circ}C$ | | 25 | 36 | mΩ |
| R _{ON_QBLK} (Q1) | between VBUS and PMID (QB) | T _J = - 40°C - 125°C | | 25 | 52 | mΩ |

⁽²⁾ Measured on 35µm thick copper, 4-layer board.



 $V_{VBUS\ UVLOZ} < V_{VBUS\ OV}, T_{J} = -40^{\circ}C$ to+125°C, and $T_{J} = 25^{\circ}C$ for typical values (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------------|--|---|--------|------------|--------|-----------|
| | High-side switching MOSFET on- | $T_J = 25^{\circ}C$ | | 30 | 40 | mΩ |
| R _{ON_QHS} (Q2) | resistance between SW and SYS (Q2) | T _J = - 40°C - 125°C | | 30 | 55 | mΩ |
| D (20) | Low-side switching MOSFET on- | $T_J = 25^{\circ}C$ | | 40 | 59 | $m\Omega$ |
| R _{ON_QLS} (Q3) | resistance between SW and GND (Q3) | $T_J = -40^{\circ}\text{C} - 125^{\circ}\text{C}$ | | 40 | 80 | mΩ |
| BATTERY CHAR | GER | | | | | |
| V _{REG_RANGE} | Typical charge voltage regulation range | | 6.8 | | 9.2 | V |
| V _{REG_STEP} | Typical charge voltage step | | | 10 | | mV |
| | | VREG = 8.40 V, T _J = - 40°C - 85°C | 8.3664 | 8.4 | 8.4336 | V |
| V_{REG_ACC} | Charge voltage accuracy | VREG = 8.70 V, T _J = - 40°C - 85°C | 8.6652 | 8.7 | 8.7348 | V |
| | | VREG = 8.80 V, T _J = -40°C - 85°C | 8.7648 | 8.8 | 8.8352 | V |
| I _{CHG_RANGE} | Charge current regulation range | | 0 | | 2200 | mA |
| I _{CHG_STEP} | Charge current regulation step | | | 50 | | mA |
| | | ICHG = 250 mA, VBAT = 6.2 V or 7.6 V, T _J = - 20°C - 85°C | -25 | | 25 | % |
| I _{CHG_ACC} | Fast Charge current regulation accuracy | ICHG = 500 mA, VBAT = 6.2 V or 7.6 V, T _J = - 20°C - 85°C | -10 | | 10 | % |
| | | ICHG = 1000 mA, VBAT = 6.2 V or 7.6 V, T _J = -20°C - 85°C | -7.5 | | 7.5 | % |
| I _{PRECHG_RANGE} | Precharge current range | | 50 | | 800 | mΑ |
| I _{PRECHG_STEP} | Typical precharge current step | | | 50 | | mA |
| I _{PRECHG_ACC} | Precharge current accuracy | VBAT = 5.2 V, IPRECHG = 200 mA, T _J = - 20°C - 85°C | -20 | | 20 | % |
| I _{TERM_RANGE} | Termination current range | | 50 | | 800 | mA |
| I _{TERM_STEP} | Typical termination current step | | | 50 | | mA |
| | Termination autrent accuracy | ICHG = 1.5A, ITERM = 50 mA, T _J = -40°C - 85°C | -40 | | 40 | % |
| ITERM_ACC | Termination current accuracy | ICHG = 1.5A, ITERM = 150 mA, T _J = -40°C - 85°C | -20 | | 20 | % |
| V _{BAT_SHORT} | Short Battery Voltage rising threshold to start pre-charging | VBAT rising | 4.1 | 4.4 | 4.7 | V |
| V _{BAT_SHORT_HYS} | Short Battery Voltage falling threshold to stop pre-charging | VBAT falling | 3.7 | 4.0 | 4.3 | V |
| I _{BAT_SHORT} | Short Battery Voltage trickle charging current | VBAT < 4.4 V | | 100 | | mA |
| V_{BAT_LOWV} | VBAT LOWV Rising threshold to start fast-charging | VBAT rising, VBATLOW = 6.0 V | 5.7 | 6 | 6.3 | V |
| VBAI_LOWV | VBAT LOWV Falling threshold to stop fast-charging | VBAT falling, VBATLOW = 6.0 V | 5.3 | 5.6 | 5.9 | V |
| V_{RECHG} | Recharge threshold below V_{REG} | VBAT falling, VRECHG[1:0] = 01 VBAT falling, VRECHG[1:0] = 10 | | 200 300 | | mV mV |
| _ | MOSFET on-resistance between | T _{.l} = 25°C | | 15 | 18 | mΩ |
| R _{ON_QBAT} (Q4) | SYS and BAT (Q4) | $T_{.l} = -40^{\circ}\text{C} - 125^{\circ}\text{C}$ | | 15 | 26 | mΩ |
| R _{BATP} | BATP Input resistance | VBAT = 8 V, VBUS = 5 V, EN_HIZ = 1, ADC Disabled | | 2.7 | | MΩ |
| R _{BATN} | BATN Input resistance | VBAT = 8 V, VBUS = 5 V, EN_HIZ = 1, ADC Disabled | | 2.7 | | МΩ |
| INPUT VOLTAGE | / CURRENT REGULATION | 1 | 1 | | | |
| V _{INDPM RANGE} | Input voltage regulation range | | 3.9 | | 5.5 | V |

Submit Documentation Feedback

Copyright © 2018–2019, Texas Instruments Incorporated



 $V_{VBUS_UVLOZ} < V_{VBUS_OV}, T_J = -40^{\circ}C \text{ to+}125^{\circ}C, \text{ and } T_J = 25^{\circ}C \text{ for typical values (unless otherwise noted)}$

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------------|--|---|-------|--------|-------|----------|
| V _{INDPM_STEP} | Input voltage regulation step | | | 100 | | mV |
| | Land well and Park | VINDPM = 3.9 V | 3.783 | 3.9 | 4.017 | V |
| V_{INDPM} | Input voltage limit | VINDPM = 4.4 V | 4.268 | 4.4 | 4.532 | V |
| I _{INDPM_RANGE} | Input current regulation range | | 500 | | 3300 | mA |
| I _{INDPM_STEP} | Input current regulation step | | | 100 | | mA |
| | | IINDPM = 500 mA | 445 | 470 | 500 | mA |
| l | Input current regulation limit | IINDPM = 900 mA | 765 | 832.5 | 900 | mA |
| I _{INDPM_ACC} | input current regulation limit | IINDPM = 2500 mA | 2125 | 2312.5 | 2500 | mA |
| | | IINDPM = 3000 mA | 2550 | 2775 | 3000 | mA |
| K_{ILIM} | | I _{INMAX} = K _{ILIM} /R _{ILIM} , Input Current regulation by ILIM pin = 1.5A | 1000 | 1085 | 1170 | A x Ω |
| D+/D- DETECTIO | N | | | | | • |
| V _{D+D600MVSRC} | D+/D- Voltage Source (600 mV) | | 500 | 600 | 700 | mV |
| I _{D+_10UASRC} | D+ Current Source (10 μA) | | 7 | 10 | 14 | μΑ |
| I _{D+D100UASNK} | D+/D- Current Sink (100 μA) | | 50 | 100 | 150 | μΑ |
| V _{D+D0P325} | D+/D- Comparator Threshold for Secondary Detection | | 250 | | 400 | mV |
| V _{D+_0P8} | D+Comparator Threshold for Data Contact Detection | | | | 800 | mV |
| R _{D19K} | D- Resistor to Ground (19 kΩ) | | 14.25 | | 24.8 | kΩ |
| V _{D+D1P2} | D+/D- Threshold for Non-standard adapter | | 1.05 | | 1.35 | ٧ |
| V _{D+D2P0} | D+/D- Threshold for Non-standard adapter | | 1.85 | | 2.15 | V |
| V _{D+D2P8} | D+/D- Threshold for Non-standard adapter | | 2.55 | | 2.85 | V |
| I _{D+DLKG} | D+/D- Leakage Current | HiZ | -1 | | 1 | μΑ |
| BATTERY OVER | -VOLTAGE PROTECTION | | | | | • |
| V | Battery over-voltage rising threshold | VBAT rising, as percentage of VREG | 103 | 104 | 105 | % |
| V_{BAT_OVP} | Battery over-voltage falling threshold | VBAT falling, as percentage of VREG | 101 | 102 | 103 | % |
| THERMAL REGU | ILATION AND THERMAL SHUTDOWN | | | | | |
| T _{REG} | Junction temperature regulation accuracy | TREG = 120°C | | 120 | | °C |
| - | Thermal Shutdown Rising threshold | Temperature Increasing | | 150 | | °C |
| T _{SHUT} | Thermal Shutdown Falling threshold | Temperature Decreasing | | 120 | | °C |
| JEITA THERMIS | TOR COMPARATOR (BOOST MODE) | | • | | | |
| V _{T1} | T1 (0°C) threshold, Charge suspended below this temperature. | As Percentage to REGN | 72.75 | 73.25 | 73.75 | % |
| V _{T1_HYS} | Charge re-enabled to ICHG/2 and VREG above this temperature | As Percentage to REGN | | 1.3 | | % |
| V _{T2} | T2 (10°C) threshold, Charge back to ICHG/2 and VREG below this temperature | As Percentage to REGN | 67.75 | 68.25 | 68.75 | % |
| V _{T2_HYS} | Charge back to ICHG and VREG above this temperature | As Percentage to REGN | | 1.3 | | % |
| V _{T3} | T3 (45°C) threshold, Charge back to ICHG and 8.1 V above this temperature. | As Percentage to REGN | 44.25 | 44.75 | 45.25 | % |
| V _{T3_HYS} | Charge back to ICHG and VREG below this temperature | As Percentage to REGN | | 1 | | % |



 $V_{VBUS~UVLOZ} < V_{VBUS~OV}$, $T_J = -40$ °C to+125°C, and $T_J = 25$ °C for typical values (unless otherwise noted)

| | PARAMETER | , and T _J = 25°C for typical values (unless | MIN | TYP | MAX | UNIT |
|-------------------------|--|---|--------|--------|--------|------|
| V _{T5} | T5 (60°C) threshold, charge suspended above this temperature. | As Percentage to REGN | 33.875 | 34.375 | 34.875 | % |
| V _{T5_HYS} | Charge back to ICHG and 8.1 V below this temperature | As Percentage to REGN | | 1.3 | | % |
| COLD/HOT THE | RMISTOR COMPARATOR (OTG BUCK I | MODE) | • | | | |
| V _{BCOLD0} | Cold Temperature Threshold 0, TS pin Voltage Rising Threshold | As Percentage to REGN, BCOLD = 0 (Approx. – 10°C w/ 103AT) | 76.5 | 77 | 77.5 | % |
| V _{BCOLD0_HYS} | Cold Temperature Threshold 0, TS pin Voltage Falling Threshold | As Percentage to REGN | | 1 | | % |
| V _{BCOLD1} | Cold Temperature Threshold 1, TS pin Voltage Rising Threshold | As Percentage to REGN, BCOLD = 1 (Approx. – 20°C w/ 103AT) | 79.5 | 80 | 80.5 | % |
| V _{BCOLD1_HYS} | Cold Temperature Threshold 1, TS pin Voltage Falling Threshold | As Percentage to REGN | | 1 | | % |
| V _{BHOT0} | Hot Temperature Threshold 0, TS pin Voltage Falling Threshold | As Percentage to REGN, BHOT[1:0] = 01 (Approx. 55°C w/ 103AT) | 37.25 | 37.75 | 38.25 | % |
| V _{BHOT0_HYS} | Hot Temperature Threshold 0, TS pin Voltage Rising Threshold | As Percentage to REGN | | 3 | | % |
| V _{BHOT1} | Hot Temperature Threshold 1, TS pin Voltage falling Threshold | As Percentage to REGN, BHOT[1:0] = 00 (Approx. 60°C w/ 103AT) | 33.875 | 34.375 | 34.875 | % |
| V _{BHOT1_HYS} | Hot Temperature Threshold 1, TS pin Voltage rising Threshold | As Percentage to REGN | | 3 | | % |
| V _{BHOT2} | Hot Temperature Threshold 2, TS pin Voltage falling Threshold | As Percentage to REGN, BHOT[1:0] = 10 (Approx. 65°C w/ 103AT) | 30.75 | 31.25 | 31.75 | % |
| V _{BHOT1_HY2} | Hot Temperature Threshold 2, TS pin Voltage rising Threshold | As Percentage to REGN | | 3 | | % |
| BOOST MODE | CONVERTER | | • | | | |
| F _{SW} | PWM switching frequency | Oscillator frequency | 1.35 | 1.5 | 1.65 | MHz |
| OTG BUCK MO | DE CONVERTER | | | | | |
| V _{OTG_BAT} | Battery voltage exiting OTG mode | BAT falling | 5.85 | 6 | 6.15 | V |
| V _{OTG_RANGE} | Typical OTG Buck mode voltage regulation range | | 4.5 | | 5.5 | V |
| V _{OTG_STEP} | Typical OTG Buck mode voltage regulation step | | | 100 | | mV |
| V _{OTG_ACC} | OTG Buck mode voltage regulation accuracy | IVBUS = 0A, OTG_VLIM = 5 V | -3 | | 3 | % |
| I _{OTG_RANGE} | Typical OTG Buck mode current regulation range | | 0.5 | | 2 | Α |
| I _{OTG_STEP} | Typical OTG Buck mode current regulation step | | | 100 | | mA |
| I _{OTG_ACC} | OTG Buck mode current regulation accuracy | OTG_ILIM = 1A | -15 | -7.5 | 0.05 | % |
| V _{OTG_OVP} | OTG Buck mode over-voltage threshold | | 5.8 | 6 | | V |
| REGN LDO | | | | | | |
| V_{REGN} | REGN LDO output voltage | V _{VBUS} = 5 V, I _{REGN} = 20 mA | 4.7 | 4.8 | | V |
| I _{REGN} | REGN LDO current limit | V _{VBUS} = 5 V, V _{REGN} = 3.8 V | 50 | | | mA |
| | al Converter (ADC) | - | | | | - |
| | - | ADC_SAMPLE[1:0] = 00 | | 24 | | ms |
| | | ADC_SAMPLE[1:0] = 01 | | 12 | | ms |
| t _{ADC_CONV} | Conversion time, each measurement | ADC_SAMPLE[1:0] = 10 | | 6 | | ms |
| | | ADC_SAMPLE[1:0] = 11 | | 3 | | ms |
| | | | 1 | | | |



 $V_{VBUS_UVLOZ} < V_{VBUS_OV}, T_J = -40^{\circ}C$ to+125°C, and $T_J = 25^{\circ}C$ for typical values (unless otherwise noted)

| · ABO2 OAFOT . AAB | 1200_011 | · · · · · · · · · · · · · · · · · · · | | | | | |
|-----------------------------|---|---------------------------------------|-----|-------|-----|------|--|
| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
| | | ADC_SAMPLE[1:0] = 00 | 14 | 15 | | bits | |
| ADCRES | Effective resolution | ADC_SAMPLE[1:0] = 01 | 13 | 14 | | bits | |
| ADURES | Lifective resolution | ADC_SAMPLE[1:0] = 10 | 12 | 13 | | bits | |
| | | ADC_SAMPLE[1:0] = 11 | 10 | 11 | | bits | |
| ADC MEASUREM | ENT RANGES AND LSB | | | | | • | |
| I _{BUS_ADC_RANGE} | ADC BUS current range | | 0 | | 4 | Α | |
| I _{BUS_ADC_LSB} | ADC BUS current LSB | | | 1 | | mA | |
| I _{BAT_ADC_RANGE} | ADC BAT current range | | 0 | | 4 | Α | |
| I _{BAT_ADC_LSB} | ADC BAT current LSB | | | 1 | | mA | |
| V _{BUS_ADC_RANGE} | ADC BUS voltage range | | 0 | | 6.5 | V | |
| V _{BUS_ADC_LSB} | ADC BUS voltage LSB | | | 1 | | mV | |
| V _{SYS_ADC_RANGE} | ADC SYS voltage range | | 0 | | 10 | V | |
| V _{SYS_ADC_LSB} | ADC SYS voltage LSB | | | 1 | | mV | |
| V _{BAT_ADC_RANGE} | ADC BAT voltage range | | 0 | | 10 | V | |
| V _{BAT_ADC_LSB} | ADC BAT voltage LSB | | | 1 | | mV | |
| V _{TS_ADC_RANGE} | ADC TS voltage range | | 20 | | 80 | % | |
| V _{TS_ADC_LSB} | ADC TS voltage LSB | | | 0.098 | | % | |
| V _{TDIE_ADC_RANGE} | ADC Die temperature range | | 0 | | 150 | °C | |
| V _{TDIE_ADC_LSB} | ADC Die temperature LSB | | | 1 | | °C | |
| I2C INTERFACE (| SCL, SDA) | | | | | ļ. | |
| V _{IH} | Input high threshold level, SDA and SCL | Pull-up rail 1.8 V | 1.3 | | | V | |
| V _{IL} | Input low threshold level | Pull-up rail 1.8 V | | | 0.4 | V | |
| V _{OL} | Output low threshold level | Sink current = 5 mA | | | 0.4 | V | |
| I _{BIAS} | High level leakage current | Pull-up rail 1.8 V | | | 1 | μΑ | |
| LOGIC I/O PIN (/C | E, PSEL) | | | | | , | |
| V _{IH} | Input high threshold level | | 1.3 | | | V | |
| V _{IL} | Input low threshold level | | | | 0.4 | V | |
| I _{IN_BIAS} | High level leakage current | Pull-up rail 1.8 V | | | 1 | μΑ | |
| LOGIC O PIN (/IN | Γ, /PG, STAT) | , | | | | | |
| V _{OL} | Output low threshold level | Sink current = 5 mA | | | 0.4 | V | |
| I _{OUT_BIAS} | High level leakage current | Pull-up rail 1.8 V | | | 1 | μΑ | |
| | - | 1 | | | | | |

7.6 Timing Requirements

| 7.0 Tilling Requirements | | | | | | | | |
|--------------------------|--|---|-------|-----|------|------|--|--|
| | PARAMETER | TEST CONDITIONS | MIN | NOM | MAX | UNIT | | |
| VBUS/BAT PO | WER UP | | | | | | | |
| t _{VBUS_OV} | VBUS OVP reaction time | VBUS rising above V _{BUS_OV} threshold to converter turn off | | 200 | | ns | | |
| t _{POORSRC} | Bad adapter detection duration | | | 30 | | ms | | |
| BATTERY CHA | RGER | | | | | | | |
| t _{TERM_DGL} | Deglitch time for charge termination | Charge current falling below I _{TERM} | | 250 | | ms | | |
| t _{RECGH_DGL} | Deglitch time for recharge threshold | BAT voltage falling below VRECHG = 100 mV | 0 250 | | | ms | | |
| t _{BAT_OVP_DGL} | Deglitch time for battery over-voltage to disable charge | | | 1 | | μs | | |
| t _{TOP_OFF} | Typical Top-Off Timer Accuracy | TOP_OFF_TIMER[1:0] = 30 min | 24 | 30 | 36 | min | | |
| t _{SAFETY} | Charge Safety Timer Accuracy | CHG_TIMER[1:0] = 12 hours | 10.8 | 12 | 13.2 | hr | | |




Timing Requirements (continued)

| | PARAMETER | TEST CONDITIONS | MIN | NOM | MAX | UNIT |
|--------------------|-------------------------|--|------|-----|------|------|
| I2C INTERF | ACE | | | | | |
| f_{SCL} | SCL clock frequency | | | | 1000 | kHZ |
| DIGITAL CL | OCK AND WATCHDOG TIMER | • | · | | | • |
| f _{LPDIG} | Digital low power clock | REGN LDO disabled | 18 | 30 | 45 | kHZ |
| f_{DIG} | Digital clock | REGN LDO enabled | 1.35 | 1.5 | 1.65 | MHz |
| t _{WDT} | Watchdog Reset time | WATCHDOG[1:0] = 160 s, REGN LDO disabled | 100 | 160 | | sec |
| t _{WDT} | Watchdog Reset time | WATCHDOG[1:0] = 160 s, REGN LDO enabled | 136 | 160 | | sec |



7.7 Typical Characteristics

 C_{VBUS} = 1 μ F, C_{PMID} = 10 μ F, C_{SYS} = 44 μ F, C_{BAT} = 10 μ F, L = 1uH (DFE252012F-1R0) (unless otherwise specified)



Product Folder Links: BQ25882

Submit Documentation Feedback



Typical Characteristics (continued)

 C_{VBUS} = 1 μ F, C_{PMID} = 10 μ F, C_{SYS} = 44 μ F, C_{BAT} = 10 μ F, L = 1uH (DFE252012F-1R0) (unless otherwise specified) 250 -40°C 0°C 25°C 225 0.3 200 85°C 0.2 SYS_MIN (V) 175 0.1 %) 150 Accuracy (0.0 125 Offset from 100 -0.1 75 -0.2 50 -0.3 25 -0.4 6.75 7.00 7.25 7.50 7.75 8.00 8.25 8.50 8.75 9.00 9.25 1.2 1.4 1.6 1.8 VREG Setting (V) System Current (A) VBUS = 5VVBUS = 5V VBAT = 6V, SYSMIN = 7V $EN_CHG = 0$ Figure 8. SYSMIN Load Regulation Figure 7. Battery Voltage Accuracy vs. VREG Setting 8.50 3.0 -40°C 2.5 8.49 0°C 2.0 25°C 8.48 85°C 1.5 8.47 1.0 System Voltage () 8.48 8.43 8.43 Accuracy (%) 0.5 0.0 -0.5 -1.0 -1.5 8.42 -2.0 8.41 -2.5 8.40 -3.0 0.4 0.6 0.7 0.9 4.5 4.6 4.7 4.9 5.0 5.1 5.2 5.3 5.4 0.3 0.5 0.8 System Current (A) OTG_VLIM Setting(V) VBUS = 5VVBAT = 8.4V $EN_CHG = 0$ VBAT = 8.0VFigure 9. System Load Regulation After Charge Done Figure 10. OTG VBUS Regulation vs. OTG_VLIM Setting 3.0 -40°C -40°C 2.5 0°C 25°C -2 2.0 85°C 25°C -3 85°C 1.5 -4 -5 1.0 Accuracy (%) % -6 0.5 -7 0.0 -8 -9

0.4 0.6 OTG_ILIM Setting (A) VBAT = 8.0VFigure 11. OTG IBUS Limit vs. OTG_ILIM Setting

-0.5 -1.0 -1.5 -2.0 -2.5 -3.0 6.0 6.3 7.5 7.8 VBAT Voltage (V) VBUS = 5.1VIBUS = 1A

Figure 12. OTG Voltage Regulation vs. VBAT Voltage

-10

-11


-12

-13

-14



Typical Characteristics (continued)



Copyright © 2018–2019, Texas Instruments Incorporated

Product Folder Links: BQ25882




8 Detailed Description

8.1 Overview

The device is a highly integrated 2-A switch-mode battery charger for dual cell Li-lon and Li-polymer battery. It integrates the input blocking FET (Q1, QBLK), high-side switching FET (Q2, QHS), low-side switching FET (Q3, QLS), and battery FET (Q4, QBAT). The device also integrates the boot-strap diode for high-side gate drive.

8.2 Functional Block Diagram



Submit Documentation Feedback



8.3 Feature Description

8.3.1 Device Power-On-Reset

The internal bias circuits are powered from either VBAT or VBUS. When VBUS rises above V_{VBUS_UVLOZ} or BAT rises above V_{BAT_UVLOZ}, the BATFET driver is active. I²C interface is ready for communication and all the registers are reset to default value. The host can access all the registers after POR.

8.3.2 Device Power Up from Battery without Input Source

If only battery is present and the voltage is above UVLO threshold (V_{BAT_UVLOZ}), the BATFET turns on and connects battery to system. The REGN LDO stays off to minimize the quiescent current. The low $R_{DS(ON)}$ of BATFET and the low quiescent current on BAT minimize the conduction loss and maximize the battery run time. The device always monitors discharge current through BATFET (Supplement Mode).

8.3.3 Device Power Up from Input Source

When an input source is plugged in, the device checks the input source voltage to turn on REGN LDO and all the bias circuits. It detects and sets the input current limit before the boost converter is started. The power up sequence from input source is as listed:

- 1. Poor Source Qualification
- 2. Input Source Type Detection based on D+/D- to set default Input Current Limit (IINDPM) register and input source type
- 3. Power Up REGN LDO
- 4. Converter Power-up

8.3.3.1 Poor Source Qualification

After valid VBUS is plugged in, the device checks the current capability of the input source. The input source has to meet the following requirements in order to start the boost converter.

- VBUS voltage below V_{VBUS OVP}
- 2. VBUS voltage above V_{POORSRC} when pulling I_{POORSRC}

If VBUS_OVP is detected (condition 1 above), the device automatically retries detection once the over-voltage fault goes away . If a poor source is detected (condition 2 above), the device repeats poor source qualification routine every 2 seconds. After 7 consecutive failures, the device sets EN_HIZ = 1, and goes to HIZ mode. The battery powers up the system when the device is in HIZ. Adapter re-plugin and/or EN_HIZ bit toggle is required to restart device operation. The EN_HIZ bit is cleared automatically when the adapter is plugged in.

8.3.3.2 Input Source Type Detection

After the input source is qualified, the charger device runs Input Source Type Detection when AUTO_INDET_EN bit is set.

The BQ25882 follows the USB Battery Charging Specification 1.2 (BC1.2) to detect input source (SDP/CDP/DCP) and non-standard adapter through USB D+/D- lines. After input source type detection, the following registers and pins are changed:

- 1. Input Current Limit (IINDPM) register is changed to set current limit
- Input Voltage Limit (VINDPM) register is changed to set default limit (if EN_VINDPM_RST = 1, otherwise VINDPM value remains unchanged)
- 3. VBUS_STAT bits change to reflect the detected source
- 4. INT pin pulses to notify the host
- 5. PG pin is pulled LOW, and PG_STAT bit is set to '1'

After detection is completed, the host can over-write IINDPM or VINDPM registers to change the input current, or input voltage limit if needed. The charger input current is always limited by the lower of IINDPM register or ILIM pin at all-times regardless of Input Current Optimizer (ICO) setting.



Feature Description (continued)

When AUTO_INDET_EN is disabled, the Input Source Type Detection is bypassed, and the Input Current Limit (IINDPM) register remains unchanged from previous value. When EN_VINDPM_RST is disabled, the Input Voltage Limit (VINDPM) register remains unchanged from previous value.

8.3.3.2.1 D+/D- Detection Sets Input Current Limit

The BQ25882 contains a D+/D- based input source detection to program the input current limit. The D+/D-detection has three major steps: Data Contact Detect (DCD), Primary Detection, and Secondary Detection.




Figure 18. D+/D- Detection Flow

Table 2. Non-Standard Adapter Detection

| NON-STANDARD ADAPTER | D+ THRESHOLD | D- THRESHOLD | INPUT CURRENT LIMIT |
|-------------------------|--|---|---------------------|
| Divider 1 | V _{D+} within V _{D+D2P8} | V _D _ within V _{D+D2P0} | 2.1 A |
| Divider 3 | V _{D+} within V _{D+D2P0} | V_{D-} within $V_{D+D-2P8}$ | 1 A |
| Divider 4 | V _{D+} within V _{D+D2P8} | V_{D-} within $V_{D+D-2P8}$ | 2.4 A |
| Unknown 2 | $VD+ = 1 M\Omega \text{ to } 0 V$ | VD- = 3.3 V | 1.0 A |

After the Input Source Type Detection is done, an INT pulse is asserted to the host. In addition, the following registers including Input Current Limit register (IINDPM), and VBUS STAT are updated as below:

Table 3. Input Current Limit Setting from D+/D- Detection

| D+/D- DETECTION | INPUT CURRENT LIMIT (IINDPM) | VBUS_STAT |
|-------------------------|------------------------------|-----------|
| USB SDP (USB500) | 500 mA | 001 |
| USB CDP | 1.5 A | 010 |
| USB DCP | 3.0 A | 011 |
| Divider 3 | 1 A | 110 |
| Divider 1 | 2.1 A | 110 |
| Divider 4 | 2.4 A | 110 |
| Unknown 5-V Adapter (1) | 500 mA | 101 |
| Unknown 5-V Adapter (2) | 1000 mA | 101 |

8.3.3.2.2 Force Input Current Limit Detection

In host mode, the host can force the device to run Input Current Limit Detection by setting FORCE_INDET bit. After the detection is completed, FORCE_INDET bit returns to 0 by itself and Input Result is updated. After the detection is completed, the input current limit (IINDPM), and the VBUS_STAT bits may be changed by the device due to the detection result.



8.3.3.3 Power up REGN Regulator (LDO)

The REGN LDO supplies internal bias circuits as well as the HSFET and LSFET gate drive. The LDO also provides bias rail to TS external resistors. The pull-up rail of /PG can be connected to REGN as well. The REGN is enabled when all the below conditions are valid.

- 1. VBUS above $V_{VBUS\ UVLOZ}$ in boost mode or VBUS below $V_{VBUS\ UVLOZ}$ in buck mode
- 2. Poor Source Qualification detects a valid input source
- 3. Input Source Type Detection completes and sets appropriate input current limit
- 4. After 220 ms delay is complete

If one of the above conditions is not valid, the device is in high impedance mode (HIZ) with REGN LDO off. The device draws less than IVBUS_HIZ from VBUS during HIZ state. The battery powers up the system when the device is in HIZ.

8.3.3.4 Converter Power Up

After the input current limit is set, the \overline{PG} pin is pulled LOW, the PG_STAT and VBUS_STAT bits are changed, and the converter is enabled, allowing the HSFET and LSFET to start switching. If battery charging is disabled, BATFET turns off. Otherwise, BATFET stays on to charge the battery. The device provides soft-start when system rail is ramped up.

Before charging begins, the battery discharge source (IBAT_DISCHG) is enabled automatically to detect the presence of battery. The host can enable IBAT_DISCHG via the EN_BAT_DISCHG bit at any point during operation, including in Battery Only or HIZ modes.

As a battery charger, the device deploys a highly efficient 1.5-MHz step-up switching regulator. The fixed frequency oscillator keeps tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current and temperature, simplifying filter design.

In order to improve light-load efficiency, the device switches to PFM control at light load when battery is below minimum system voltage setting or charging is disabled. During the PFM operation, the switching duty cycle is set by the ratio of SYS and VBUS. PFM operation may be disabled by the host using the PFM_DIS bit. PFM operation also includes an out-of-audio (OOA) feature to prevent the converter from switching within the audible range (< 20 kHz) at no load conditions. This feature may be disabled by the host using the PFM_OOA_DIS bit.

8.3.4 Input Current Optimizer (ICO)

The device provides innovative Input Current Optimizer (ICO) to identify maximum power point without overloading the input source. The algorithm automatically identifies maximum input current limit of a power source without staying in VINDPM to avoid input source overload.

This feature is enabled by default (EN_ICO=1) and can be disabled by setting EN_ICO bit to 0. After DCP type input source is detected based on the procedures describe above (Input Source Type Detection), the algorithm runs automatically when EN_ICO bit is set. The algorithm can also be forced to execute by setting FORCE_ICO bit regardless of input source type detected (EN ICO = 1 is required for FORCE ICO to work).

Table 4. Input Current Optimizer Automatic Operation

| DEVICE | INPUT SOURCE | INPUT CURRENT LIMIT (IINDPM) | AUTOMATIC START ICO ALGORITHM WHEN EN_ICO = 1 |
|-----------------|------------------------|------------------------------|--|
| | USB SDP (USB500) | 500mA | Disable |
| | USB CDP | 1.5A | Disable |
| | USB DCP | 3.0A | Enable |
| DO25002 (D+/D-) | Divider 3 | 1A | Disable |
| BQ25882 (D+/D-) | Divider 1 | 2.1A | Disable |
| | Divider 4 | 2.4A | Disable |
| | Unknown 5V Adapter (1) | 500mA | Disable |
| | Unknown 5V Adapter (2) | 1000mA | Disable |



The actual input current limit used by the Dynamic Power Management is reported in ICO_ILIM register while Input Current Optimizer is enabled (EN_ICO = 1) or set by IINDPM register when the algorithm is disabled (EN_ICO = 0). In addition, the current limit is clamped by ILIM pin unless EN_ILIM bit is 0 to disable ILIM pin function.

When the algorithm is enabled, it runs continuously to adjust input current limit of Dynamic Power Management (IINDPM) using ICO_ILIM register until ICO_STAT[1:0] and ICO_FLAG bits are set (the ICO_FLAG bit indicates any change in ICO_STAT[1:0] bits). The algorithm operates depending on battery voltage:

- 1. When battery voltage is below SYS_MIN, the algorithm starts ICO_ILIM register with IINDPM which is the maximum input current limit allowed by system
- 2. When battery voltage is above SYS_MIN, the algorithm starts ICO_ILIM register with 500 mA which is the minimum input current limit to minimize adapter overload

When optimal input current is identified, the ICO_STAT[1:0] and ICO_FLAG bits are set to indicate input current limit in ICO_ILIM register would not be changed until the algorithm is forced to run by the following event (these events also reset the ICO_STAT[1:0] bits to '01'):

- 1. A new input source is plugged-in, or EN_HIZ bit is toggled
- 2. IINDPM register is changed
- 3. VINDPM register is changed
- 4. FORCE_ICO bit is set to 1
- 5. VBUS OVP event

8.3.5 Buck Mode Operation from Battery (OTG)

The device supports buck converter operation to deliver power from the battery to other portable devices through USB port. The buck mode output current rating meets the USB On-The-Go 500-mA (OTG_ILIM bits = 000) output requirement. The maximum output current is up to 2.0 A. The buck operation can be enabled if the following conditions are valid:

- 1. BAT above V_{OTG BAT}
- 2. VBUS less than $V_{VBUS_PRESENT}$
- 3. ADC is enabled
- 4. Buck mode operation is enabled (EN_OTG = 1)
- 5. Voltage at TS (thermistor) pin is within range configured by Buck Mode Temperature Monitor as configured by BHOT and BCOLD register bits

In buck mode, the device employs 1.5-MHz step-down switching regulator based on system requirements. During buck mode, the status register VBUS_STAT bits are set to 111, the VBUS output is 5.1 V by default (selectable via OTG_VLIM register bits) and the output current can reach up to 2.0 A, selected via I^2C (OTG_ILIM bits). The buck output is maintained when BAT is above V_{OTG_BAT} threshold, and VBUS is above $V_{VBUS_PRESENT}$ threshold.

In order to improve light-load efficiency, the device switches to PFM control at light load. During the PFM operation, the switching duty cycle is set by the ratio of SYS and VBUS. PFM operation may be disabled by the host using the PFM_DIS bit. PFM operation also includes an out-of-audio (OOA) feature to prevent the converter from switching within the audible range (< 20 kHz) at no load conditions. This feature may be disabled by the host using the PFM_OOA_DIS bit.

8.3.6 Power Path Management

The device accommodates a wide range of input sources from USB, to wall adapter, to power bank. The device provides automatic power path selection to supply the system (SYS) from input source (VBUS), battery (BAT), or both.

8.3.6.1 Narrow VDC Architecture

The device deploys Narrow VDC architecture (NVDC) with BATFET separating system from battery. The minimum system voltage is set by SYS_MIN bits. Even with a fully depleted battery, the system is regulated above the minimum system voltage (default 7.0 V).



When the battery is below minimum system voltage setting, the BATFET operates in linear mode (LDO mode), and the system is typically 200 mV above the minimum system voltage setting. As the battery voltage rises above the minimum system voltage, BATFET is fully on and the voltage difference between the system and battery is the V_{DS} of BATFET.

When the battery charging is disabled and VBAT is above minimum system voltage setting or charging is terminated, the system is always regulated at typically 100 mV above battery voltage. The status register VSYS_STAT bit goes high when the system is in minimum system voltage regulation.




Figure 19. System Voltage vs. Battery Voltage

8.3.6.2 Dynamic Power Management

To meet maximum current limit in USB spec and avoid over loading the adapter, the device features Dynamic Power Management (DPM), which continuously monitors the input current and input voltage. When input source is over-loaded, either the current exceeds the input current limit (IINDPM or ICO_ILIM or ILIM pin setting) or the voltage falls below the input voltage limit (VINDPM). The device then reduces the charge current until the input current falls below the input current limit and the input voltage rises above the input voltage limit.

When the charge current is reduced to zero, but the input source is still overloaded, the system voltage starts to drop. Once the system voltage falls below the battery voltage, the device automatically enters the Supplement Mode where the BATFET turns on and battery starts discharging so that the system is supported from both the input source and battery.

During DPM mode, the status register bits VINDPM_STAT (VINDPM) and/or IINDPM_STAT (IINDPM) go high. The figure shows the DPM response with 5-V/3-A adapter, 6.4-V battery, 1.5-A charge current and 6.8-V minimum system voltage setting.




Figure 20. DPM Response

8.3.6.3 Supplement Mode

When the voltage falls below the battery voltage, the BATFET turns on.

As the discharge current increases, the BATFET gate is regulated with a higher voltage to reduce R_{DSON} until the BATFET is in full conduction. At this point onwards, the BATFET V_{DS} linearly increases with discharge current. The figure shows the V-I curve of the BATFET gate regulation operation. BATFET turns off to exit Supplement Mode when the battery is below battery depletion threshold (V_{BAT} DPI).




Figure 21. BATFET I-V Curve

8.3.7 Battery Charging Management

The device charges 2-cell Li-lon battery with up to 2.2-A charge current for high capacity battery. The low $R_{DS(ON)}$ BATFET improves charging efficiency and minimize the voltage drop during discharging.



8.3.7.1 Autonomous Charging Cycle

When battery charging is enabled (EN_CHG bit =1 and /CE pin is LOW), the device autonomously completes a charging cycle without host involvement. The device default charging parameters are listed in the table below. The host can always control the charging operation and optimize the charging parameters by writing to the corresponding registers through I²C.

Table 5. Charging Parameter Default Settings

| DEFAULT MODE | BQ25882 |
|---------------------|----------|
| Charging Voltage | 8.4 V |
| Charging Current | 1.00 A |
| Pre-Charge Current | 150 mA |
| Termination Current | 150 mA |
| Temperature Profile | JEITA |
| Safety Timer | 12 hours |

A new charge cycle starts when the following conditions are valid:

- Converter starts
- Battery charging is enabled by I²C register bit (EN_CHG = 1 and CE pin is LOW and ICHG register is not 0 mA)
- No thermistor fault on TS
- · No safety timer fault

The charger device automatically terminates the charging cycle when the charging current is below termination threshold, charge voltage is above recharge threshold, and device is not in DPM mode or thermal regulation. When a full battery voltage is discharged below recharge threshold (threshold selectable via VRECHG[1:0] bits), the device automatically starts a new charging cycle. After the charge is done, toggle either CE pin or EN_CHG bit can initiate a new charging cycle.

The status register (CHRG_STAT) indicates the different charging phases as:

- 000 Not Charging
- 001 Trickle Charge (VBAT < V_{BAT SHORT})
- 010 Pre-charge (V_{BAT SHORT} < VBAT < V_{BAT LOWV})
- 011 Fast-charge (CC mode)
- 100 Taper Charge (CV mode)
- 101 Top-off Timer Active Charging
- 110 Charge Termination Done

When the charger transitions to any of these states, including when charge cycle is completed, an INT is asserted to notify the host.

8.3.7.2 Battery Charging Profile

The device charges the battery in five phases: trickle charge, pre-charge, constant current, constant voltage, and top-off trickle charging (optional). At the beginning of a charging cycle, the device checks the battery voltage and regulates current/voltage accordingly.

Table 6. Default Charging Current Setting

| VBAT | CHARGING CURRENT | REGISTER DEFAULT SETTING | CHRG_STAT |
|---|------------------------|--------------------------|-----------|
| < V _{BAT_SHORT} | I _{BAT_SHORT} | 100 mA | 001 |
| V _{BAT_SHORT} to V _{BAT_LOWV} | I _{PRECHG} | 150 mA | 010 |
| > V _{BAT_LOWV} | ICHG | 1500 mA | 011 |



If the charger device is in DPM regulation or thermal regulation during charging, the actual charging current will be less than the programmed value. In this case, termination is temporarily disabled and the charging safety timer is counted at half the clock rate, as explained in the Charging Safety Timer section.




Figure 22. Battery Charging Profile

8.3.7.3 Charging Termination

The device terminates a charge cycle when the battery voltage is above recharge threshold, and the current is below termination current. After the charging cycle is completed, the BATFET turns off. The converter keeps running to power the system, and BATFET can turn on again to engage Supplement Mode.

When termination occurs, the status register CHRG_STAT is set to 110, and an INT pulse is asserted to the host. Termination is temporarily disabled when the charger device is in input current, voltage or thermal regulation. Termination can be permanently disabled by writing 0 to EN_TERM bit prior to charge termination.

At low termination currents (50 mA to100 mA), due to the comparator offset, the actual termination current may be up to 40% higher than the termination target. In order to compensate for comparator offset, a programmable top-off timer (default disabled) can be applied after termination is detected. The top-off timer will follow safety timer constraints, such that if safety timer is suspended, so will the top-off timer. Similarly, if safety timer is doubled, so will the top-off timer. CHRG_STAT reports whether the top off timer is active via the 101 code. Once the Top-Off timer expires, the CHRG_STAT register is set to 110 and an INT pulse is asserted to the host.

Top-off timer gets reset (set to 0 and counting resumes when appropriate) for any of the following conditions:

- 1. Charge disable to enable
- 2. Termination status low to high
- 3. REG_RST register bit is set (disables top-off timer)

The top-off timer settings are read in once termination is detected by the charger. Programming a top-off timer value after termination will have no effect until a new charge cycle is initiated. An INT is asserted to the host when entering top-off timer segment as well as when top-off timer expires. All charge cycle related INT pulses (including top-off timer INT pulses) can be masked by CHRG_MASK bit.



8.3.7.4 Thermistor Qualification

The charger device provides a single thermistor input for battery temperature monitor.

8.3.7.4.1 JEITA Guideline Compliance in Charge Mode

To improve the safety of charging Li-ion batteries, JEITA guideline was released on April 20, 2007. The guideline emphasized the importance of avoiding a high charge current and high charge voltage at certain low and high temperature ranges.

To initiate a charge cycle, the voltage on TS pin must be within the VT1 to VT5 thresholds. If TS voltage exceeds the T1-T5 range, the controller suspends charging and waits until the battery temperature is within the T1 to T5 range. At cool temperature (T1-T2), JEITA recommends the charge current to be reduced to half of the charge current or lower. At warm temperature (T3-T5), JEITA recommends charge voltage less than 4.1 V / cell.

The charger provides flexible voltage/current settings beyond the JEITA requirement. The voltage setting at warm temperature (T3-T5) can be VREG, 8.0 V, 8.3 V, or charge suspend (configured by JEITA_VSET [1:0]). The fast charge current setting at warm temperature (T3-T5) can be 100%, or 40% of fast charge current, ICHG (configured by JEITA_ISETH). The fast charge current setting at cool temperature (T1-T2) can be 100%, 40%, or 20% of fast charge current, ICHG, or charge suspend (configured by JEITA_ISETC[1:0]). Whenever the charger detects "warm" or "cool" temperature, TERMINATION is automatically disabled regardless of JEITA_VSET, JEITA_ISETH and JEITA_ISETC register bit settings.




Figure 23. TS Resistor Network




Figure 24. TS Charging Values

Assuming a 103AT NTC thermistor on the battery pack as shown above, the value of RT1 and RT2 can be determined by:

$$RT2 = \frac{V_{REGN} \times RTH_{COLD} \times RTH_{HOT} \times \left(\frac{1}{VT1} - \frac{1}{VT5}\right)}{RTH_{HOT} \times \left(\frac{V_{REGN}}{VT5} - 1\right) - RTH_{COLD} \times \left(\frac{V_{REGN}}{VT1} - 1\right)}$$

$$(1)$$

Product Folder Links: BQ25882

Copyright © 2018-2019, Texas Instruments Incorporated



$$RT1 = \frac{\frac{V_{REGN}}{VT1} - 1}{\frac{1}{RT2} + \frac{1}{RTH_{COLD}}}$$
(2)

Select 0°C to 60°C range for Li-ion or Li-polymer battery:

 $RTH_{T1} = 27.28 \text{ k}\Omega$

 $RTH_{T5} = 3.02 \text{ k}\Omega$

 $RT1 = 5.24 k\Omega$

 $RT2 = 30.31 \text{ k}\Omega$

8.3.7.4.2 Cold/Hot Temperature Window in OTG Buck Mode

For battery protection during OTG buck mode, the device monitors the battery temperature to be within the VBCOLD to VBHOT thresholds. When temperature is outside of the temperature thresholds, the OTG mode is suspended. In addition, VBUS_STAT bits are set to 000 and corresponding TS_STAT is reported. Once temperature returns within thresholds, the OTG mode is recovered and TS_STAT is cleared.




Figure 25. TS Pin Thermistor Sense Threshold in OTG Buck Mode

8.3.7.5 Charging Safety Timer

The device has built-in safety timer to prevent extended charging cycle due to abnormal battery conditions. The user can program fast charge safety timer through I²C (CHG_TIMER bits). When safety timer expires, the fault register TMR_STAT bit is set to 1, and an INT pulse is asserted to the host. The safety timer feature can be disabled by clearing EN_TIMER bit.

During input voltage, current or thermal regulation, the safety timer counts at half clock rate as the actual charge current is likely to be below the register setting. For example, if the charger is in input current regulation (IINDPM_STAT=1) throughout the whole charging cycle, and the safety timer is set to 5 hours, then the timer will expire in 10 hours. This half clock rate feature can be disabled by setting TMR2X_EN = 0. Changing the TMR2X_EN bit while the device is running has no effect on the safety timer count, other than forcing the timer to count at half the rate under the conditions dictated above.

During faults which disable charging, or supplement mode, timer is suspended. Since the timer is not counting in this state, the TMR2X_EN bit has no effect. Once the fault goes away, safety timer resumes. If the charging cycle is stopped and started again, the timer gets reset (toggle CE pin or EN_CHG bit restarts the timer).

The safety timer is reset for the following events:

- 1. Charging cycle stop and restart (toggle $\overline{\text{CE}}$ pin, EN_CHG bit, or charged battery falls below recharge threshold)
- 2. BAT voltage changes from pre-charge to fast-charge or vice versa (in host-mode or default mode)



The precharge safety timer (fixed 2hr counter that runs when VBAT < V_{BAT SHORT}), follows the same rules as the fast-charge safety timer in terms of getting suspended, reset, and counting at half-rate when TMR2X_EN is set.

8.3.8 Integrated 16-Bit ADC for Monitoring

The device includes a 16-bit ADC to monitor critical system information based on the device's modes of operation. The control of the ADC is done through the ADC Control Register (Address = 15h) [reset = 30h] register. The ADC EN bit provides the ability to enable and disable the ADC to conserve power. The ADC RATE bit allows continuous conversion or one-shot behavior. After a 1-shot conversion finishes, the ADC EN bit is cleared, and must be re-asserted to start a new conversion.

To enable the ADC, the ADC_EN bit must be set to '1'. The ADC is allowed to operate if either the V_{VBUS}>V_{VBUS} uvloz or VBAT>V_{BAT} uvloz is valid. If no adapter is present, and the VBAT is less than V_{BAT} uvloz, the device will not perform an ADC measurement, nor update the ADC read-back values in REG17 through REG24. Additionally, the device will immediately reset ADC_EN bit without sending any interrupt. The same will happen if the ADC is enabled when all ADC channels are disabled. It is recommended to read back ADC EN after setting it to '1' to ensure ADC is running a conversion. If the charger changes mode (for example, if adapter is connected, EN HIZ goes to '1', or EN OTG goes to '1') while an ADC conversion is running, the conversion is interrupted. Once the mode change is complete, the ADC resumes conversion, starting with the channel where it was interrupted.

The ADC_SAMPLE bits control the sample speed of the ADC, with conversion time of t_{ADC CONV}. The integrated ADC has two rate conversion options: a 1-shot mode and a continuous conversion mode set by the ADC RATE bit. By default, all ADC parameters will be converted in 1-shot or continuous conversion mode unless disabled in the ADC Function Disable Register (Address = 16h) [reset = 00h]. If an ADC parameter is disabled by setting the corresponding bit in REG16, then the read-back value in the corresponding register will be from the last valid ADC conversion or the default POR value (all zeros if no conversions have taken place). If an ADC parameter is disabled in the middle of an ADC measurement cycle, the device will finish the conversion of that parameter, but will not convert the parameter starting the next conversion cycle. Even though no conversion takes place when all ADC measurement parameters are disabled, the ADC circuitry is active and ready to begin conversion as soon as one of the bits in the ADC Function Disable register is set to '0'. If all channels are disabled in 1-shot conversion mode, the ADC EN bit is cleared.

The ADC_DONE_STAT and ADC_DONE_FLAG bits signal when a conversion is complete in 1-shot mode only. This event produces an INT pulse, which can be masked with ADC_DONE_MASK. During continuous conversion mode, the ADC_DONE_STAT bit has no meaning and will be '0'. The ADC_DONE_FLAG bit will remain unchanged in continuous conversion mode.

ADC conversion operates independently of the faults present in the device. ADC conversion will continue even after a fault has occurred (such as one that causes the power stage to be disabled), and the host must set ADC EN = '0' to disable the ADC. ADC conversion is interrupted upon adapter plug-in, and will only resume until after Input Source Type Detection is complete. ADC readings are only valid for DC states and not for transients. When host writes ADC_EN = 0, the ADC stops immediately, and ADC measurement values correspond to last valid ADC reading.

If the host wants to exit ADC more gracefully, it is possible to do either of the following:

- 1. Write ADC_RATE to one-shot, and the ADC will stop at the end of a complete cycle of conversions, or
- 2. Disable all ADC conversion channels, and the ADC will stop at the end of the current measurement.

8.3.9 Status Outputs (PG, and INT)

8.3.9.1 Power Good Indicator (PG)

The PG_STAT bit goes HIGH and the \overline{PG} pin goes LOW to indicate a good input source when:

- 1. VBUS above $V_{VBUS\ UVLOZ}$
- 2. VBUS below V_{VBUS OV} threshold
- 3. VBUS above V_{POORSRC} when I_{POORSRC} current is applied (not a poor source)
- 4. Input Source Type Detection is completed



8.3.9.2 Interrupt to Host (INT)

In some applications, the host does not always monitor the charger operation. The $\overline{\text{INT}}$ pin notifies the system host on the device operation. By default, the following events will generate an active-low, 256-µs INT pulse.

- 1. Good input source detected
 - V_{VBUS} < V_{VBUS} OV threshold
 - V_{VBUS} > V_{POORSRC} when I_{POORSRC} current is applied (not a poor source)
- 2. VBUS_STAT changes state (VBUS_STAT any bit change)
- 3. Good input source removed
- 4. Entering IINDPM regulation
- 5. Entering VINDPM regulation
- 6. Entering IC junction temperature regulation (TREG)
- 7. I²C Watchdog timer expired
 - At initial power up, this INT gets asserted to signal I²C is ready for communication
- 8. Charger status changes state (CHRG_STAT value change), including Charge Complete
- 9. TS_STAT changes state (TS_STAT any bit change)
- 10. VBUS overvoltage detected (VBUS_OVP)
- 11. Junction temperature shutdown (TSHUT)
- 12. Battery overvoltage detected (BATOVP)
- 13. Charge safety timer expired
- 14. A rising edge on any of the *_STAT bits

Each one of these INT sources can be masked off to prevent INT pulses from being sent out when they occur. Three bits exist for each one of these events:

- The STAT bit holds the current status of each INT source
- The FLAG bit holds information on which source produced an INT, regardless of the current status
- The MASK bit is used to prevent the device from sending out INT for each particular event

When one of the above conditions occurs (a rising edge on any of the *_STAT bits), the device sends out an INT pulse and keeps track of which source generated the INT via the FLAG registers. The FLAG register bits are automatically reset to zero after the host reads them, and a new edge on STAT bit is required to re-assert the FLAG.






Figure 26. INT Generation Behavior Example

8.3.10 Input Current Limit on ILIM Pin

For safe operation, the device has an additional hardware pin on ILIM to limit maximum input current. The maximum input current is set by a resistor from ILIM pin to ground as:

$$I_{\text{INMAX}} = \frac{K_{\text{ILIM}}}{R_{\text{ILIM}}} \tag{3}$$

The actual input current limit is the lower value between ILIM pin setting and register setting (IINDPM). For example, if the register setting is 3.3 A (0x1C), and ILIM has a $820-\Omega$ resistor to ground, the input current limit is 1.43 A (K_{ILIM} = 1170 max). ILIM pin can be used to set the input current limit rather than the register settings when EN_ILIM bit is set. The device regulates ILIM pin at 0.8 V. If ILIM voltage exceeds 0.8 V, the device enters input current regulation (refer to Dynamic Power Management section). Entering IINDPM through ILIM pin sets the IINDPM_STAT and FLAG bits, and produces an interrupt to host. The interrupt can be masked via the IINDPM_MASK bit.

The ILIM pin can also be used to monitor input current when EN_ILIM is set and the device is not in ILIM regulation. The voltage on ILIM pin is proportional to the input current. ILIM can be used to monitor input current with the following relationship:

$$I_{IN} = \frac{K_{ILIM} \times V_{ILIM}}{R_{ILIM} \times 0.8V} \tag{4}$$

For example, if ILIM pin is set with $820-\Omega$ resistor, and the ILIM voltage 0.5 V, the actual input current is 0.762 A to 0.892 A (based on KILIM specified). If ILIM pin is open, the input current is limited to zero since ILIM voltage floats above 0.8 V. If ILIM pin is shorted, the input current limit is set by the register.

The ILIM pin function can be disabled by setting the EN_ILIM bit to 0. When the pin is disabled, both input current limit function and monitoring function are not available.

Copyright © 2018–2019, Texas Instruments Incorporated

Submit Documentation Feedback



8.3.11 Voltage and Current Monitoring

The device closely monitors the input and system voltage, as well as internal FET currents for safe boost and buck mode operation.

8.3.11.1 Voltage and Current Monitoring in Boost Mode

8.3.11.1.1 Input Over-voltage Protection

The valid input voltage range for boost mode operation is V_{VBUS_OP} . If VBUS voltage exceeds V_{VBUS_OV} , the device stops switching immediately to protect the power FETs. During input over-voltage, an INT pulse is asserted to signal the host, and the VBUS_OVP_STAT and VBUS_OVP_FLAG fault registers get set. The device automatically starts switching again when the over-voltage condition goes away.

8.3.11.1.2 Input Under-Voltage Protection

The valid input voltage range for boost mode operation is V_{VBUS_OP} . If VBUS voltage falls below $V_{POORSRC}$ during operation, the device stops switching. During input under-voltage, an INT pulse is asserted to signal the host, and the PG_STAT bit gets cleared. The PG_FLAG bit will get set to signal this event. The device automatically attempts to restart switching when the under-voltage condition goes away.

8.3.11.1.3 System Over-Voltage Protection

The charger device clamps the system voltage during load transient so that the components connect to system would not be damaged due to high voltage. SYSOVP threshold is 350 mV above system regulation voltage. Upon SYSOVP, converter stops immediately to clamp the overshoot.

8.3.11.1.4 System Over-Current Protection

The charger device continually monitors and compares VBUS to VSYS to protect against a system short-circuit event. In the event that VSYS drops to within 250 mV of VBUS during operation, and the input current exceeds IINDPM threshold, a short circuit event is flagged and the converter stops switching. The SYS_SHORT_FLAG bit is set and an INT pulse is asserted to the host. The device attempts to recover from this condition automatically.

8.3.11.2 Voltage and Current Monitoring in OTG Buck Mode

The device closely monitors the VBUS voltage, as well as RBFET (Q1, QBLK) and LSFET (Q3, QLS) current to ensure safe buck mode operation.

8.3.11.2.1 VBUS Over-Voltage Protection

When the VBUS voltage rises above regulation target and exceeds V_{OTG_OVP} , the device enters over-voltage protection which stops switching, clears the EN_OTG bit and exits buck mode. During the over-voltage duration, the OTG_STAT and OTG_FLAG bits are set high to indicate a fault in buck mode operation. An INT is also asserted to the host.

8.3.11.2.2 VBUS Over-Current Protection

The device monitors output current to provide output short protection. The OTG buck mode has built-in constant current regulation to allow OTG to adapt to various types of loads. If short circuit is detected on VBUS, the OTG turns off and OTG is disabled with EN_OTG bit cleared. In addition OTG_STAT and OTG_FLAG bits are set high to indicate the fault, and an INT is asserted to the host.

8.3.12 Thermal Regulation and Thermal Shutdown

8.3.12.1 Thermal Protection in Boost Mode

The device monitors internal junction temperature, T_J , to avoid overheating and limits the IC surface temperature in boost mode. When the internal junction temperature exceeds the preset thermal regulation limit (TREG bits), the device reduces charge current. A wide thermal regulation range from 60°C to 120°C allows optimization for the system thermal performance.

During thermal regulation, the actual charging current is usually below the programmed value in ICHG registers. Therefore, termination is disabled, the safety timer runs at half the clock rate, the status register TREG_STAT bit goes high, and an INT is asserted to the host.



Additionally, the device has thermal shutdown to turn off the converter when IC surface temperature exceeds T_{SHUT} . The fault register bits TSHUT_STAT and TSHUT_FLAG are set and an INT pulse is asserted to the host. The converter turns back on when IC temperature is below $T_{SHUT-HYS}$.

8.3.12.2 Thermal Protection in OTG Buck Mode

The device monitors the internal junction temperature to provide thermal shutdown during OTG buck mode. When IC surface temperature exceeds T_{SHUT} , the buck mode is disabled (converter is turned off) by setting EN_OTG bit low. The fault register bits TSHUT_STAT and TSHUT_FLAG are set and an INT pulse is asserted to the host. When IC surface temperature is below T_{SHUT_HYS} (typ. 30°C), the host can set EN_OTG bit to '1' to recover.

8.3.13 Battery Protection

8.3.13.1 Battery Overvoltage Protection (BATOVP)

The battery over-voltage limit is clamped at 4% above the battery regulation voltage while charging. When battery overvoltage occurs, the charger device immediately disables charge. The fault register BATOVP_STAT bit goes high and an INT pulse is asserted to signal the host.

8.3.13.2 Battery Over-Discharge Protection

When the battery is discharged below V_{BAT_UVLOZ} , the BATFET is turned off to protect battery from over-discharge. To recover from over-discharge, an input source is required at VBUS. When an input source is plugged in, the BATFET turns on. The battery is charged with I_{BAT_SHORT} current when the VBAT < V_{BAT_SHORT} , or pre-charge current as set in IPRECHG registers when the battery voltage is between V_{BAT_SHORT} and V_{BAT_LOWV} .

8.3.14 Serial Interface

The device uses I²C compatible interface for flexible charging parameter programming and instantaneous device status reporting. I²C is a bi-directional 2-wire serial interface. Only two open-drain bus lines are required: a serial data line (SDA), and a serial clock line (SCL). Devices can be considered as masters or slaves when performing data transfers. A master is a device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a slave.

The device operates as a slave device with address 0x6B, receiving control inputs from the master device like micro-controller or digital signal processor through REG00 – REG25. Register read beyond REG25 (0x25), returns 0xFF. The I²C interface supports both standard mode (up to 100 kbits/s), and fast mode (up to 400 kbits/s). When the bus is free, both lines are HIGH. The SDA and SCL pins are open drain and must be connected to the positive supply voltage via a current source or pull-up resistor.

8.3.14.1 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on SCL line is LOW. One clock pulse is generated for each data bit transferred.




Figure 27. Bit Transfers on the I²C bus



8.3.14.2 START and STOP Conditions

All transactions begin with a START (S) and are terminated with a STOP (P). A HIGH to LOW transition on the SDA line while SCL is HIGH defines a START condition. A LOW to HIGH transition on the SDA line when the SCL is HIGH defines a STOP condition.

START and STOP conditions are always generated by the master. The bus is considered busy after the START condition, and free after the STOP condition.




Figure 28. START and STOP Conditions on the I²C Bus

8.3.14.3 Byte Format

Every byte on the SDA line must be 8 bits long. The number of bytes to be transmitted per transfer is unrestricted. Each byte has to be followed by an ACKNOWLEDGE (ACK) bit. Data is transferred with the Most Significant Bit (MSB) first. If a slave cannot receive or transmit another complete byte of data until it has performed some other function, it can hold the SCL line low to force the master into a wait state (clock stretching). Data transfer then continues when the slave is ready for another byte of data and releases the SCL line.




Figure 29. Data Transfer on the I²C Bus

8.3.14.4 Acknowledge (ACK) and Not Acknowledge (NACK)

The ACK signaling takes place after byte. The ACK bit allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. All clock pulses, including the acknowledge 9th clock pulse, are generated by the master.

The transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line LOW and it remains stable LOW during the HIGH period of this 9th clock pulse.

A NACK is signaled when the SDA line remains HIGH during the 9th clock pulse. The master can then generate either a STOP to abort the transfer or a repeated START to start a new transfer.

8.3.14.5 Slave Address and Data Direction Bit

After the START signal, a slave address is sent. This address is 7 bits long, followed by the 8 bit as a data direction bit (bit R/W). A zero indicates a transmission (WRITE) and a one indicates a request for data (READ). The device 7-bit address is defined as 1101 011' (0x6B) by default. The address bit arrangement is shown below.





Figure 30. 7-Bit Addressing (0x6B)




Figure 31. Complete Data Transfer on the I²C Bus

8.3.14.6 Single Write and Read




Figure 32. Single Write




Figure 33. Single Read

If the register address is not defined, the charger IC sends back NACK and returns to the idle state.

8.3.14.7 Multi-Write and Multi-Read

The charger device supports multi-read and multi-write of all registers.




Figure 34. Multi-Write






Figure 35. Multi-Read

8.4 Device Functional Modes

8.4.1 Host Mode and Default Mode

The device is a host controlled charger, but it can operate in default mode without host management. In default mode, the device can be used as an autonomous charger with no host or while host is in sleep mode. When the charger is in default mode, WD_STAT bit is HIGH. When the charger is in host mode, WD_STAT bit is LOW.

After power-on-reset, the device starts in default mode with watchdog timer expired, or default mode. All the registers are in the default settings.

In default mode, the device keeps charging the battery with default 10-hour fast charging safety timer. At the end of the 10-hour, the charging is stopped and the boost converter continues to operate to supply system load.

A write to any I²C register transitions the charger from default mode to host mode, and initiates the watchdog timer. All the device parameters can be programmed by the host. To keep the device in host mode, the host has to reset the watchdog timer by writing 1 to WD_RST bit before the watchdog timer expires (WD_STAT bit is set), or disable watchdog timer by setting WATCHDOG bits = 00.

When the watchdog timer (WD_STAT bit = 1) is expired, the device returns to default mode and all registers are reset to default values except as detailed in the Register Maps section.




Figure 36. Watchdog Timer Flow Chart



8.5 Register Maps

Default I²C Slave Address: 0x6B (1101 011B + R/W)

Table 7. I²C Registers

| | | | Table 111 o Registers | |
|---------|-------------|---------|-----------------------------------|---------|
| Address | Access Type | Acronym | Register Name | Section |
| 00h | R/W | REG00 | Battery Voltage Limit | Go |
| 01h | R/W | REG01 | Charge Current Limit | Go |
| 02h | R/W | REG02 | Input Voltage Limit | Go |
| 03h | R/W | REG03 | Input Current Limit | Go |
| 04h | R/W | REG04 | Precharge and Termination Control | Go |
| 05h | R/W | REG05 | Charger Control 1 | Go |
| 06h | R/W | REG06 | Charger Control 2 | Go |
| 07h | R/W | REG07 | Charger Control 3 | Go |
| 08h | R/W | REG08 | Charger Control 4 | Go |
| 09h | R/W | REG09 | OTG Control | Go |
| 0Ah | R | REG0A | ICO Current Limit | Go |
| 0Bh | R | REG0h | Charger Status 1 | Go |
| 0Ch | R | REG0C | Charger Status 2 | Go |
| 0Dh | R | REG0D | NTC Status | Go |
| 0Eh | R | REG0E | FAULT Status | Go |
| 0Fh | R | REG0F | Charger Flag 1 | Go |
| 10h | R | REG10 | Charger Flag 2 | Go |
| 11h | R | REG11 | Fault Flag | Go |
| 12h | R/W | REG12 | Charger Mask 1 | Go |
| 13h | R/W | REG13 | Charger Mask 2 | Go |
| 14h | R/W | REG14 | Fault Mask | Go |
| 15h | R/W | REG15 | ADC Control | Go |
| 16h | R/W | REG16 | ADC Function Disable | Go |
| 17h | R | REG17 | IBUS ADC1 | Go |
| 18h | R | REG18 | IBUS ADC0 | Go |
| 19h | R | REG19 | ICHG ADC1 | Go |
| 1Ah | R | REG1A | ICHG ADC0 | Go |
| 1Bh | R | REG1B | VBUS ADC1 | Go |
| 1Ch | R | REG1C | VBUS ADC0 | Go |
| 1Dh | R | REG1D | VBAT ADC1 | Go |
| 1Eh | R | REG1E | VBAT ADC0 | Go |
| 1Fh | R | REG1F | VSYS ADC1 | Go |
| 20h | R | REG20 | VSYS ADC0 | Go |
| 21h | R | REG21 | TS ADC1 | Go |
| 22h | R | REG22 | TS ADC0 | Go |
| 23h | R | REG23 | TDIE ADC1 | Go |
| 24h | R | REG24 | TDIE ADC0 | Go |
| 25h | R/W | REG25 | Part Information | Go |
| | | | | |

Complex bit access types are encoded to fit into small table cells. Table 8 shows the codes that are used for access types in this section.



Table 8. I²C Access Type Codes

| ACCESS TYPE | CODE | DESCRIPTION |
|-------------|------|-------------------|
| Read Type | | |
| R | R | Read |
| Write Type | | |
| W | W | Write |
| Reset Value | | |
| -n | | Value after reset |
| -X | | Undefined value |

Submit Documentation Feedback



8.5.1 Battery Voltage Regulation Limit Register (Address = 00h) [reset = A0h]

REG00 is shown in Figure 37 and described in Table 9.

Return to Summary Table.

Figure 37. REG00 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------|-----------|---|---|---|---|---|---|---|--|
| Reset | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | |
| Field | VREG[7:0] | | | | | | | | |

Table 9. REG00 Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description | 1 |
|-----|---------|------|------------------|----------------------|-------------|-------------------------|
| 7 | VREG[7] | R/W | Yes | Yes | 1280 mV | Charge voltage limit |
| 6 | VREG[6] | R/W | Yes | Yes | 640 mV | Offset: 6.80 V |
| 5 | VREG[5] | R/W | Yes | Yes | 320 mV | Range: 6.80 V to 9.20 V |
| 4 | VREG[4] | R/W | Yes | Yes | 160 mV | Default 8.40 V |
| 3 | VREG[3] | R/W | Yes | Yes | 80 mV | |
| 2 | VREG[2] | R/W | Yes | Yes | 40 mV | |
| 1 | VREG[1] | R/W | Yes | Yes | 20 mV | |
| 0 | VREG[0] | R/W | Yes | Yes | 10 mV | |



8.5.2 Charger Current Limit Register (Address = 01h) [reset = 54h]

REG01 is shown in Figure 38 and described in Table 10.

Return to Summary Table.

Figure 38. REG01 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------|--------|---------|-----------|---|---|---|---|---|--|
| Reset | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | |
| Field | EN_HIZ | EN_ILIM | ICHG[5:0] | | | | | | |

Table 10. REG01 Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description | n | |
|-----|---------|------|---------------------|----------------------|--|--|--|
| 7 | EN_HIZ | R/W | Yes | Yes | Enable HIZ Mode: 0 – Disable (default) 1 – Enable | | |
| 6 | EN_ILIM | R/W | Yes | Yes | Enable ILIM Pin Function: 0 – Disable 1 – Enable (default) | | |
| 5 | ICHG[5] | R/W | Yes | Yes | 1600 mA | Fast Charge Current Limit | |
| 4 | ICHG[4] | R/W | Yes | Yes | 800 mA | Offset: 0 mA | |
| 3 | ICHG[3] | R/W | Yes | Yes | 400 mA | Range: 100 mA – 2200 mA Default: 1000 mA | |
| 2 | ICHG[2] | R/W | Yes | Yes | 200 mA | Note: ICHG > 2.2 A (2Ch) clamped to 2.2 A. ICHG < 100 mA (01h) | |
| 1 | ICHG[1] | R/W | Yes | Yes | 100 mA | clamped at 100 mA | |
| 0 | ICHG[0] | R/W | Yes | Yes | 50 mA | | |



8.5.3 Input Voltage Limit Register (Address = 02h) [reset = 85h]

REG02 is shown in Figure 39 and described in Table 11.

Return to Summary Table.

Figure 39. REG02 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------------------|-------------------|-------------|-------------|---|---|---|---|
| Reset | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| Field | EN_VINDPM_ RST | EN_BAT_ DISCHG | PFM_OOA_DIS | VINDPM[4:0] | | | | |

Table 11. REG02 Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description | | |
|-----|---------------|------|---------------------|----------------------|--|---|--|
| 7 | EN_VINDPM_RST | R/W | Yes | Yes | Enable VINDPM automatic reset upon adapter plugin: 0 – Disable VINDPM reset when adapter is plugged in 1 – Enable VINDPM reset when adapter is plugged in (VINDPM resets to defavalue after Input Source Type Detection) | | |
| 6 | EN_BAT_DISCHG | R/W | Yes | Yes | Enable BAT pin discharge load (I _{BAT_DISCHG}): 0 – Disable load (Default) 1 – Enable BAT discharge load | | |
| 5 | PFM_OOA_DIS | R/W | Yes | No | 0 - Out-of-a | -Audio (OOA) Mode Disable: audio mode enabled while in converter is in PFM (Default) audio mode disabled while in converter is in PFM | |
| 4 | VINDPM[4] | R/W | Yes | No | 1600 mV | Absolute Input Voltage Limit: | |
| 3 | VINDPM[3] | R/W | Yes | No | 800 mV | Offset: 3.9 V | |
| 2 | VINDPM[2] | R/W | Yes | No | 400 mV | Range: 3.9 V – 5.5 V Default: 4.4 V | |
| 1 | VINDPM[1] | R/W | Yes | No | 200 mV Note: VINDPM > 5.5 V (10h) clamped to 5.5 V. VINDPM | | |
| 0 | VINDPM[0] | R/W | Yes | No | 100 mV | reset upon adapter plug-in if EN_VINDPM_RST = 1. | |



8.5.4 Input Current Limit Register (Address = 03h) [reset = 39h]

REG03 is shown in Figure 40 and described in Table 12.

Return to Summary Table.

Figure 40. REG03 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|-------|-----------|-------------|--------|-------------|---|---|---|---|--|--|
| Reset | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | | |
| Field | FORCE_ICO | FORCE_INDET | EN_ICO | IINDPM[4:0] | | | | | | |

Table 12. REG03 Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description | | | |
|-----|-------------|------|------------------|-------------------|---|--|--|--|
| 7 | FORCE_ICO | R/W | Yes | Yes | Force Start Input Current Optimizer (ICO): 0 – Do not force ICO (default) 1 – Force ICO start Note: This bit can only be set and always returns 0 after ICO starts. This bit or valid when EN_ICO = 1 | | | |
| 6 | FORCE_INDET | R/W | Yes | Yes | Force D+/D- Detection: 0 - Not in D+/D- detection (default) 1 - Force D+/D- detection | | | |
| 5 | EN_ICO | R/W | Yes | No | 0 - Disable | nt Optimization (ICO) Algorithm Control: ICO ICO (default) | | |
| 4 | IINDPM[4] | R/W | Yes | No | 1600 mA | Input Current Limit: | | |
| 3 | IINDPM[3] | R/W | Yes | No | 800 mA | Offset: 500 mA | | |
| 2 | IINDPM[2] | R/W | Yes | No | 400 mA | Range: 500 mA – 3300 mA Default: 3000 mA | | |
| 1 | IINDPM[1] | R/W | Yes | No | 200 mA Note: IINDPM > 3300 mA (1Ch) clamped to 3300 mA. Actua | | | |
| 0 | IINDPM[0] | R/W | Yes | No | 100 mA | current limit is lower of I ² C or ILIM pin. | | |



8.5.5 Precharge and Termination Current Limit Register (Address = 04h) [reset = 22h]

REG04 is shown in Figure 41 and described in Table 13.

Return to Summary Table.

Figure 41. REG04 Register




Table 13. REG04 Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description | | | |
|-----|------------|------|------------------|----------------------|-------------|---------------------------------------|--|--|
| 7 | IPRECHG[3] | R/W | Yes | Yes | 400 mA | Precharge Current Limit: | | |
| 6 | IPRECHG[2] | R/W | Yes | Yes | 200 mA | Offset: 50 mA | | |
| 5 | IPRECHG[1] | R/W | Yes | Yes | 100 mA | Range: 50 mA – 800 mA Default: 150 mA | | |
| 4 | IPRECHG[0] | R/W | Yes | Yes | 50 mA | | | |
| 3 | ITERM[3] | R/W | Yes | Yes | 400 mA | Termination Current Limit: | | |
| 2 | ITERM[2] | R/W | Yes | Yes | 200 mA | Offset: 50 mA | | |
| 1 | ITERM[1] | R/W | Yes | Yes | 100 mA | Range: 50 mA – 800 mA Default: 150 mA | | |
| 0 | ITERM[0] | R/W | Yes | Yes | 50 mA | | | |



8.5.6 Charger Control 1 Register (Address = 05h) [reset = 9Dh]

REG05 is shown in Figure 42 and described in Table 14.

Return to Summary Table.

Figure 42. REG05 Register




Table 14. REG05 Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description |
|-----|--------------|------|---------------------|----------------------|---|
| 7 | EN_TERM | R/W | Yes | Yes | Termination Control: 0 – Disable termination 1 – Enable termination (default) |
| 6 | RESERVED | R/W | Yes | Yes | Reserved bit always reads 0 |
| 5 | WATCHDOG[1] | R/W | Yes | Yes | I2C Watchdog Timer Settings: |
| 4 | WATCHDOG[0] | R/W | Yes | Yes | 00 - Disable WD Timer 01 - 40s (default) 10 - 80s 11 - 160s |
| 3 | EN_TIMER | R/W | Yes | Yes | Charging Safety Timer Enable 0 – Disable 1 – Enable (Default) |
| 2 | CHG_TIMER[1] | R/W | Yes | Yes | Fast Charge Timer Setting |
| 1 | CHG_TIMER[0] | R/W | Yes | Yes | 00 – 5 hrs 01 – 8 hrs 10 – 12 hrs (Default) 11 – 20 hrs |
| 0 | TMR2X_EN | R/W | Yes | Yes | Safety Timer during DPM or TREG 0 – Safety timer always count normally 1 – Safety timer slowed by 2X during input DPM or TREG (Default) |

System Note: When the WATCHDOG bits are changed (writing the same value does not change WATCHDOG bit), the internal counter is reset. The same applies for the CHG_TIMER bits. Only changing the value in the register will reset the CHG_TIMER



8.5.7 Charger Control 2 Register (Address = 06h) [reset = 7Dh]

REG06 is shown in Figure 43 and described in Table 15.

Return to Summary Table.

Figure 43. REG06 Register

| Bit | 7 | 6 | 6 5 | | 3 | 2 | 1 | 0 |
|-------|--------|-------------------|------|--------|--------|---------|------|---------|
| Reset | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| Field | EN_OTG | AUTO_INDET_ EN | TREC | G[1:0] | EN_CHG | BATLOWV | VREC | HG[1:0] |

Table 15. REG06 Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description |
|-----|---------------|------|---------------------|----------------------|--|
| 7 | EN_OTG | R/W | Yes | Yes | Buck (OTG) Mode control: 0 – Disable OTG (default) 1 – Enable OTG Note: If EN_OTG and EN_CHG are set simultaneously, EN_CHG takes priority |
| 6 | AUTO_INDET_EN | R/W | Yes | Yes | Automatic Input Source Detection Enable: 0 – Disable D+/D– detection when VBUS plugs in 1 – Enable D+/D– detection when VBUS plugs in (default) |
| 5 | TREG[1] | R/W | Yes | Yes | Thermal Regulation Threshold |
| 4 | TREG[0] | R/W | Yes | Yes | 00 – 60°C 01 – 80°C 10 – 100°C 11 – 120°C (Default) |
| 3 | EN_CHG | R/W | Yes | Yes | Charger Enable Configuration 0 – Charge Disable 1 – Charge Enable (default) Note: If EN_OTG and EN_CHG are set simultaneously, EN_CHG takes priority |
| 2 | BATLOWV | R/W | Yes | Yes | Battery precharge to fast-charge threshold: 0 – 5.6 V 1 – 6.0 V (default) |
| 1 | VRECHG[1] | R/W | Yes | No | 200 mV Battery Recharge Threshold Offset (below VREG): |
| 0 | VRECHG[0] | R/W | Yes | No | 100 mV Offset: 100 mV Range: 100 mV – 400 mV Default: 200 mV |



8.5.8 Charger Control 3 Register (Address = 07h) [reset = 0Ah]

REG07 is shown in Figure 44 and described in Table 16.

Return to Summary Table.

Figure 44. REG07 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------|---------|--------|-------------------|---|--------------|---|---|---|--|
| Reset | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | |
| Field | PFM_DIS | WD_RST | TOPOFF_TIMER[1:0] | | SYS_MIN[3:0] | | | | |

Table 16. REG07 Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description | 1 |
|-----|-----------------|------|------------------|--|---|---|
| 7 | PFM_DIS | R/W | Yes | No | No PFM Mode Disable control: 0 - Enable PFM operation (default) 1 - Disable PFM operation | |
| 6 | WD_RST | R/W | Yes | Yes | 0 - Normal | log Timer Reset: Bit goes back to 0 after timer reset) |
| 5 | TOPOFF_TIMER[1] | R/W | Yes | Yes | Top-off Timer Control : | |
| 4 | TOPOFF_TIMER[0] | R/W | Yes | Yes 00 – Disabled (default) 01 – 15 mins 10 – 30 mins 11 – 45 mins | | |
| 3 | SYS_MIN[3] | R/W | Yes | No | 800 mV | Minimum System Voltage Limit |
| 2 | SYS_MIN[2] | R/W | Yes | No | 400 mV | Offset: 6.0 V Range: 6.0 V - 7.5 V |
| 1 | SYS_MIN[2] | R/W | Yes | No | 200 mV | Default: 7.0 V |
| 0 | SYS_MIN[0] | R/W | Yes | No | 100 mV | |



8.5.9 Charger Control 4 Register (Address = 08h) [reset = 0Dh]

REG08 is shown in Figure 45 and described in Table 17.

Return to Summary Table.

Figure 45. REG08 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-----|--------|-------|-----------------|---|-------------|----------|-----------|
| Reset | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
| Field | BHO | T[1:0] | BCOLD | JEITA_VSET[1:0] | | JEITA_ISETH | JEITA_IS | SETC[1:0] |

Table 17. REG08 Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description |
|-----|----------------|------|---------------------|----------------------|---|
| 7 | BHOT[1] | R/W | Yes | Yes | OTG Mode TS HOT Temperature Threshold: |
| 6 | ВНОТ[0] | R/W | Yes | Yes | 00 – VBHOT1 threshold (34.75%) (default) 01 – VBHOT0 threshold (37.75%) 10 – VBHOT2 threshold (31.25%) 11 – Disable OTG mode thermal protection |
| 5 | BCOLD | R/W | Yes | Yes | OTG Mode TS COLD Temperature Threshold: 0 – VBCOLD0 threshold (77%) (default) 1 – VBCOLD1 threshold (80%) |
| 4 | JEITA_VSET[1] | R/W | Yes | Yes | JEITA High Temp. (45°C – 60°C) Voltage Setting: |
| 3 | JEITA_VSET[0] | R/W | Yes | Yes | 00 – Charge Suspend 01 – Set VREG to 8.0 V (default) 10 – Set VREG to 8.3 V 11 – VREG unchanged |
| 2 | JEITA_ISETH | R/W | Yes | Yes | JEITA High Temp. (45°C – 60°C) Current Setting (percentage with respect to ICHG REG01[5:0]): 0 – 40% of ICHG 1 – 100% of ICHG (default) |
| 1 | JEITA_ISETC[1] | R/W | Yes | Yes | JEITA Low Temp. (0°C – 10°C) Current Setting (percentage with respect to |
| 0 | JEITA_ISETC[0] | R/W | Yes | Yes | ICHG REG01[5:0]): 00 - Charge Suspend 01 - 20% of ICHG (default) 10 - 40% of ICHG 11 - 100% of ICHG |



8.5.10 OTG Control Register (Address = 09h) [reset = F6h]

REG09 is shown in Figure 46 and described in Table 18.

Return to Summary Table.

Figure 46. REG09 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------|---|--------|----------|---|---------------|---|---|---|--|
| Reset | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | |
| Field | | OTG_II | LIM[3:0] | | OTG_VLIM[3:0] | | | | |

Table 18. REG09 Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description | | | |
|-----|-------------|------|------------------|----------------------|-------------|--|--|--|
| 7 | OTG_ILIM[3] | R/W | Yes | Yes | 800 mA | Buck (OTG) Mode Current Limit: | | |
| 6 | OTG_ILIM[2] | R/W | Yes | Yes | 400 mA | Offset: 0.5 A Range: 0.5 A – 2.0 A | | |
| 5 | OTG_ILIM[1] | R/W | Yes | Yes | 200 mA | Default: 2 A | | |
| 4 | OTG_ILIM[0] | R/W | Yes | Yes | 100 mA | | | |
| 3 | OTG_VLIM[3] | R/W | Yes | Yes | 800 mV | Buck (OTG) Mode Regulation Voltage: | | |
| 2 | OTG_VLIM[2] | R/W | Yes | Yes | 400 mV | Offset: 4.5 V Range: 4.5 V - 5.5 V | | |
| 1 | OTG_VLIM[1] | R/W | Yes | Yes | 200 mV | Default: 5.1 V | | |
| 0 | OTG_VLIM[0] | R/W | Yes | Yes | 100 mV | Note: Values above 5.5 V (Ah) will be clamped to 5.5 V | | |



8.5.11 ICO Current Limit Register (Address = 0Ah) [reset = XXh]

REG0A is shown in Figure 47 and described in Table 19.

Return to Summary Table.

Figure 47. REG0A Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|----------|----------|---------------|---|---|---|---|
| Reset | 0 | 0 | 0 | X | X | X | X | X |
| Field | RESERVED | RESERVED | RESERVED | ICO_ILIM[4:0] | | | | |

Table 19. REG0A Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description | | | |
|-----|-------------|------|------------------|-------------------|-----------------------------|---|--|--|
| 7 | RESERVED | R | No | No | Reserved bit always reads 0 | | | |
| 6 | RESERVED | R | No | No | Reserved bit always reads 0 | | | |
| 5 | RESERVED | R | No | No | Reserved bi | it always reads 0 | | |
| 4 | ICO_ILIM[4] | R | No | No | 1600 mA | Input Current Limit when ICO is enabled: | | |
| 3 | ICO_ILIM[3] | R | No | No | 800 mA | Offset: 500 mA Range: 500 mA – 3300 mA | | |
| 2 | ICO_ILIM[2] | R | No | No | 400 mA | g | | |
| 1 | ICO_ILIM[1] | R | No | No | 200 mA | | | |
| 0 | ICO_ILIM[0] | R | No | No | 100 mA | | | |



8.5.12 Charger Status 1 Register (Address = 0Bh) [reset = XXh]

REG0B is shown in Figure 48 and described in Table 20.

Return to Summary Table.

Figure 48. REG0B Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------------------|-------------|-------------|-----------|---------|---|----------------|---|
| Reset | X | Χ | X | Х | X | X | X | X |
| Field | ADC_DONE_ STAT | IINDPM_STAT | VINDPM_STAT | TREG_STAT | WD_STAT | | CHRG_STAT[2:0] | |

Table 20. REG0B Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description |
|-----|---------------|------|---------------------|-------------------|---|
| 7 | ADC_DONE_STAT | R | No | No | ADC Conversion Status (in one-shot mode only): 0 – Conversion not complete 1 – Conversion complete Note: Always reads 0 in continuous mode |
| 6 | IINDPM_STAT | R | No | No | IINDPM Status: 0 – Normal 1 – In IINDPM Regulation (ILIM pin or IINDPM register) |
| 5 | VINDPM_STAT | R | No | No | VINDPM Status: 0 – Normal 1 – In VINDPM Regulation |
| 4 | TREG_STAT | R | No | No | IC Thermal regulation Status: 0 – Normal 1 – In Thermal Regulation |
| 3 | WD_STAT | R | No | No | I2C Watchdog Timer Status bit: 0 – Normal 1 – WD Timer expired |
| 2 | CHRG_STAT[2] | R | No | No | Charge Status bits: |
| 1 | CHRG_STAT[1] | R | No | No | 000 – Not Charging 001 – Trickle Charge (VBAT < VBAT_SHORT) |
| 0 | CHRG_STAT[0] | R | No | No | 010 - Pre-charge (VBAT_SHORT < VBAT < VBAT_LOWV) 011 - Fast-charge (CC mode) 100 - Taper Charge (CV mode) 101 - Top-off Timer Charging 110 - Charge Termination Done 111 - Reserved |



8.5.13 Charger Status 2 Register (Address = 0Ch) [reset = XXh]

REGOC is shown in Figure 49 and described in Table 21.

Return to Summary Table.

Figure 49. REG0C Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---------|---|----------------|---|----------|-------------|-------------|-----------|
| Reset | X | X | X | X | 0 | X | X | X |
| Field | PG_STAT | | VBUS_STAT[2:0] | | RESERVED | ICO_STAT[1] | ICO_STAT[0] | VSYS_STAT |

Table 21. REG0C Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description |
|-----|--------------|------|---------------------|-------------------|--|
| 7 | PG_STAT | R | No | No | Power Good Status: 0 – Not Power Good 1 – Power Good |
| 6 | VBUS_STAT[2] | R | No | No | VBUS Detection Status |
| 5 | VBUS_STAT[1] | R | No | No | 000 – No Input 001 – USB Host SDP |
| 4 | VBUS_STAT[0] | R | No | No | 010 – USB CDP (1.5 A) 011 – USB DCP (3.0 A) 100 – POORSRC detected 7 consecutive times 101 – Unknown Adapter (500 mA) 110 – Non-standard Adapter (1 A/2 A/2.1 A/2.4 A) 111 – OTG |
| 3 | RESERVED | R | No | No | Reserved bit always reads 0 |
| 2 | ICO_STAT[1] | R | No | No | Input Current Optimizer (ICO) Status: |
| 1 | ICO_STAT[0] | R | No | No | 00 – ICO Disabled 01 – ICO Optimization is in progress 10 – Maximum input current detected 11 – Reserved |
| 0 | VSYS_STAT | R | No | No | VSYS Regulation Status: 0 - Not in SYS_MIN regulation (BAT > VSYS_MIN) 1 - In SYS_MIN regulation (BAT < VSYS_MIN) |



8.5.14 NTC Status Register (Address = 0Dh) [reset = 0Xh]

REG0D is shown in Figure 50 and described in Table 22.

Return to Summary Table.

Figure 50. REG0D Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|----------|----------|----------|----------|---|--------------|---|
| Reset | 0 | 0 | 0 | 0 | 0 | Х | Χ | X |
| Field | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | | TS_STAT[2:0] | |

Table 22. REG0D Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description |
|-----|------------|------|---------------------|----------------------|--|
| 7 | RESERVED | R | No | No | Reserved bit always reads 0 |
| 6 | RESERVED | R | No | No | Reserved bit always reads 0 |
| 5 | RESERVED | R | No | No | Reserved bit always reads 0 |
| 4 | RESERVED | R | No | No | Reserved bit always reads 0 |
| 3 | RESERVED | R | No | No | Reserved bit always reads 0 |
| 2 | TS_STAT[2] | R | No | No | NTC (TS) Status: |
| 1 | TS_STAT[1] | R | No | No | 000 – Normal 010 – TS Warm |
| 0 | TS_STAT[0] | R | No | No | 011 - TS Cool 101 - TS Cold 110 - TS Hot |

Product Folder Links: BQ25882

Copyright © 2018–2019, Texas Instruments Incorporated



8.5.15 FAULT Status Register (Address = 0Eh) [reset = XXh]

REG0E is shown in Figure 51 and described in Table 23.

Return to Summary Table.

Figure 51. REG0E Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------------------|------------|-------------|----------|----------|----------|----------|----------|
| Reset | X | X | X | X | 0 | 0 | 0 | 0 |
| Field | VBUS_OVP_ STAT | TSHUT_STAT | BATOVP_STAT | TMR_STAT | RESERVED | RESERVED | RESERVED | RESERVED |

Table 23. REG0E Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description |
|-----|---------------|------|---------------------|----------------------|--|
| 7 | VBUS_OVP_STAT | R | No | No | Input overvoltage Status: 0 – Normal 1 – Device in overvoltage protection |
| 6 | TSHUT_STAT | R | No | No | IC Temperature shutdown Status: 0 – Normal 1 – Device in thermal shutdown protection |
| 5 | BATOVP_STAT | R | No | No | Battery over-voltage Status: 0 – Normal 1 – BATOVP (VBAT > VBATOVP) |
| 4 | TMR_STAT | R | No | No | Charge Safety timer Status: 0 – Normal 1 – Charge Safety timer expired |
| 3 | RESERVED | R | No | No | Reserved bit always reads 0 |
| 2 | RESERVED | R | No | No | Reserved bit always reads 0 |
| 1 | RESERVED | R | No | No | Reserved bit always reads 0 |
| 0 | RESERVED | R | No | No | Reserved bit always reads 0 |



8.5.16 Charger Flag 1 Register (Address = 0Fh) [reset = 00h]

REG0F is shown in Figure 52 and described in Table 24.

Return to Summary Table.

Figure 52. REG0F Register

| Bit | 7 | 6 | 6 5 | | 3 | 2 | 1 | 0 |
|-------|-------------------|-------------|-------------|-----------|---------|----------|----------|-----------|
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Field | ADC_DONE_ FLAG | IINDPM_FLAG | VINDPM_FLAG | TREG_FLAG | WD_FLAG | RESERVED | RESERVED | CHRG_FLAG |

Table 24. REG0F Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description |
|-----|---------------|------|---------------------|----------------------|--|
| 7 | ADC_DONE_FLAG | R | Yes | No | ADC Conversion Flag (only 1-shot mode): 0 – Conversion not complete 1 – Conversion complete Note: Always reads 0 in continuos mode |
| 6 | IINDPM_FLAG | R | Yes | No | IINDPM Regulation INT Flag: 0 – Normal 1 – IINDPM signal rising edge detected |
| 5 | VINDPM_FLAG | R | Yes | No | VINDPM regulation INT Flag: 0 – Normal 1 – VINDPM signal rising edge detected |
| 4 | TREG_FLAG | R | Yes | No | IC Temperature Regulation INT Flag: 0 – Normal 1 – TREG signal rising edge detected |
| 3 | WD_FLAG | R | Yes | No | I2C Watchdog INT Flag: 0 – Normal 1 – WD_STAT signal rising edge detected |
| 2 | RESERVED | R | Yes | No | Reserved bit always reads 0 |
| 1 | RESERVED | R | Yes | No | Reserved bit always reads 0 |
| 0 | CHRG_FLAG | R | Yes | No | Charge Status INT Flag: 0 – Normal 1 – CHRG_STAT[2:0] bits changed (transition to any state) |



8.5.17 Charger Flag 2 Register (Address = 10h) [reset = 00h]

REG10 is shown in Figure 53 and described in Table 25.

Return to Summary Table.

Figure 53. REG10 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---------|----------|----------|-----------|----------|---------|----------|-----------|
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Field | PG_FLAG | RESERVED | RESERVED | VBUS_FLAG | RESERVED | TS_FLAG | ICO_FLAG | VSYS_FLAG |

Table 25. REG10 Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description |
|-----|-----------|------|------------------|----------------------|--|
| 7 | PG_FLAG | R | Yes | No | Power Good INT Flag: 0 – Normal 1 – PG signal toggle detected |
| 6 | RESERVED | R | Yes | No | Reserved bit always reads 0 |
| 5 | RESERVED | R | Yes | No | Reserved bit always reads 0 |
| 4 | VBUS_FLAG | R | Yes | No | VBUS Status INT Flag: 0 – Normal 1 – VBUS_STAT[2:0] bits changed (transition to any state) |
| 3 | RESERVED | R | Yes | No | Reserved bit always reads 0 |
| 2 | TS_FLAG | R | Yes | No | TS Status INT Flag: 0 – Normal 1 – TS_STAT[2:0] bits changed (transition to any state) |
| 1 | ICO_FLAG | R | Yes | No | Input Current Optimizer (ICO) INT Flag: 0 – Normal 1 – ICO_STAT[1:0] changed (transition to any state) |
| 0 | VSYS_FLAG | R | Yes | No | VSYS Regulation INT Flag: 0 – Normal 1 – Entered or exited SYS_MIN regulation |



8.5.18 FAULT Flag Register (Address = 11h) [reset = 00h]

REG11 is shown in Figure 54 and described in Table 26.

Return to Summary Table.

Figure 54. REG11 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------------------|------------|-------------|----------|--------------------|----------|----------|----------|
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Field | VBUS_OVP_ FLAG | TSHUT_FLAG | BATOVP_FLAG | TMR_FLAG | SYS_SHORT_ FLAG | RESERVED | RESERVED | OTG_FLAG |

Table 26. REG11 Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description |
|-----|----------------|------|---------------------|-------------------|---|
| 7 | VBUS_OVP_FLAG | R | Yes | No | Input over-voltage INT Flag: 0 – Normal 1 – Entered VBUS_OVP Fault |
| 6 | TSHUT_FLAG | R | Yes | No | IC Temperature shutdown INT Flag: 0 – Normal 1 – Entered TSHUT Fault |
| 5 | BATOVP_FLAG | R | Yes | No | Battery over-voltage INT Flag: 0 – Normal 1 – Entered BATOVP Fault |
| 4 | TMR_FLAG | R | Yes | No | Charge Safety timer Fault INT Flag: 0 – Normal 1 – Charge Safety timer expired rising edge detected |
| 3 | SYS_SHORT_FLAG | R | Yes | No | System Short INT Flag: 0 – Normal 1 – Stopped switching due to boost converter overload |
| 2 | RESERVED | R | Yes | No | Reserved bit always reads 0 |
| 1 | RESERVED | R | Yes | No | Reserved bit always reads 0 |
| 0 | OTG_FLAG | R | Yes | No | OTG Buck Mode Fault INT Flag: 0 – Normal 1 – VBUS overloaded in OTG, or VBUS OVP, or battery below VOTG_BAT |



8.5.19 Charger Mask 1 Register (Address = 12h) [reset = 00h]

REG12 is shown in Figure 55 and described in Table 27.

Return to Summary Table.

Figure 55. REG12 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------------------|-------------|-------------|-----------|---------|----------|----------|-----------|
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Field | ADC_DONE_ MASK | IINDPM_MASK | VINDPM_MASK | TREG_MASK | WD_MASK | RESERVED | RESERVED | CHRG_MASK |

Table 27. REG12 Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description |
|-----|---------------|------|------------------|-------------------|--|
| 7 | ADC_DONE_MASK | R/W | Yes | No | ADC Conversion INT Mask Flag (only 1-shot mode) 0 – ADC_DONE does produce INT pulse 1 – ADC_DONE does produce not INT pulse |
| 6 | IINDPM_MASK | R/W | Yes | No | IINDPM Regulation INT Mask 0 – IINDPM entry produces INT pulse 1 – IINDPM entry does not produce INT pulse |
| 5 | VINDPM_MASK | R/W | Yes | No | VINDPM Regulation INT Mask 0 – VINDPM entry produces INT pulse 1 – VINDPM entry not produce INT pulse |
| 4 | TREG_MASK | R/W | Yes | No | IC Temperature Regulation INT Mask 0 – TREG entry produces INT pulse 1 – TREG entry produce INT pulse |
| 3 | WD_MASK | R/W | Yes | No | I2C Watchdog Timer INT Mask 0 – WD_STAT rising edge produces INT pulse 1 – WD_STAT rising edge does not produce INT |
| 2 | RESERVED | R/W | Yes | No | Reserved bit always reads 0 |
| 1 | RESERVED | R/W | Yes | No | Reserved bit always reads 0 |
| 0 | CHRG_MASK | R/W | Yes | No | Charge Status INT Mask 0 – CHRG_STAT[2:0] bit change produces INT 1 – CHRG_STAT[2:0] bit change does not produce INT pulse |



8.5.20 Charger Mask 2 Register (Address = 13h) [reset = 00h]

REG13 is shown in Figure 56 and described in Table 28.

Return to Summary Table.

Figure 56. REG13 Register




Table 28. REG13 Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description |
|-----|-----------|------|---------------------|----------------------|---|
| 7 | PG_MASK | R/W | Yes | No | Power Good INT Mask: 0 – PG toggle produces INT pulse 1 – PG toggle does not produce INT pulse |
| 6 | RESERVED | R/W | Yes | No | Reserved bit always reads 0 |
| 5 | RESERVED | R/W | Yes | No | Reserved bit always reads 0 |
| 4 | VBUS_MASK | R/W | Yes | No | VBUS Status INT Mask: 0 – VBUS_STAT[2:0] bit change produces INT 1 – VBUS_STAT[2:0] bit change does not produces INT |
| 3 | RESERVED | R/W | Yes | No | Reserved bit always reads 0 |
| 2 | TS_MASK | R/W | Yes | No | TS Status INT Mask: 0 – TS_STAT[2:0] bit change produces INT 1 – TS_STAT[2:0] bit change does not produces INT pulse |
| 1 | ICO_MASK | R/W | Yes | No | Input Current Optimizer (ICO) INT Mask: 0 – ICO_STAT rising edge produces INT 1 – ICO_STAT rising edge does not produce INT |
| 0 | VSYS_MASK | R/W | Yes | No | VSYS Regulation INT Mask: 0 – Entering or exiting SYS_MIN produces INT 1 – Entering or exiting SYS_MIN does not produce INT |



8.5.21 FAULT Mask Register (Address = 14h) [reset = 00h]

REG14 is shown in Figure 57 and described in Table 29.

Return to Summary Table.

Figure 57. REG14 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-------------------|------------|-----------------|----------|--------------------|----------|----------|----------|
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Field | VBUS_OVP_ MASK | TSHUT_MASK | BATOVP_MAS K | TMR_MASK | SYS_SHORT_ MASK | RESERVED | RESERVED | OTG_MASK |

Table 29. REG14 Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description |
|-----|----------------|------|---------------------|-------------------|---|
| 7 | VBUS_OVP_MASK | R/W | Yes | No | Input over-voltage INT Mask: 0 – VBUS_OVP rising edge produces INT pulse 1 – VBUS_OVP rising edge does not produce INT pulse |
| 6 | TSHUT_MASK | R/W | Yes | No | Thermal Shutdown INT Mask: 0 – TSHUT rising edge produces INT pulse 1 – TSHUT rising edge does not produce INT pulse |
| 5 | BATOVP_MASK | R/W | Yes | No | Battery overvoltage INT Mask: 0 – BATOVP rising edge produces INT pulse 1 – BATOVP rising edge does not produce INT pulse |
| 4 | TMR_MASK | R/W | Yes | No | Charge Safety Timer Fault INT Mask: 0 – Timer expired rising edge produces INT pulse 1 – Timer expired rising edge does not produce INT pulse |
| 3 | SYS_SHORT_MASK | R/W | Yes | No | System Short Fault INT Mask: 0 – System short rising edge produces INT pulse 1 – System short rising edge does not produce INT pulse |
| 2 | RESERVED | R/W | Yes | No | Reserved bit always reads 0 |
| 1 | RESERVED | R/W | Yes | No | Reserved bit always reads 0 |
| 0 | OTG_MASK | R/W | Yes | No | OTG Buck Mode Fault INT Mask: 0 – OTG_STAT event produces INT 1 – OTG_STAT event does not produce INT |



8.5.22 ADC Control Register (Address = 15h) [reset = 30h]

REG15 is shown in Figure 58 and described in Table 30.

Return to Summary Table.

Figure 58. REG15 Register




Table 30. REG15 Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description | |
|-----|---------------|------|------------------|----------------------|---|--|
| 7 | ADC_EN | R/W | Yes | Yes | ADC Control: 0 – Disable ADC (default) 1 – Enable ADC | |
| 6 | ADC_RATE | R/W | Yes | No | 0 – Continuous conversion (default) 1 – One-shot conversion | |
| 5 | ADC_SAMPLE[1] | R/W | Yes | No | Sample Speed of ADC: | |
| 4 | ADC_SAMPLE[0] | R/W | Yes | No | 00 – 15-bit effective resolution 01 – 14-bit effective resolution 10 – 13-bit effective resolution 11 – 12-bit effective resolution (default) | |
| 3 | RESERVED | R/W | Yes | No | Reserved bit always reads 0 | |
| 2 | RESERVED | R/W | Yes | No | Reserved bit always reads 0 | |
| 1 | RESERVED | R/W | Yes | No | Reserved bit always reads 0 | |
| 0 | RESERVED | R/W | Yes | No | Reserved bit always reads 0 | |

Product Folder Links: BQ25882

Copyright © 2018–2019, Texas Instruments Incorporated



8.5.23 ADC Function Disable Register (Address = 16h) [reset = 00h]

REG16 is shown in Figure 59 and described in Table 31.

Return to Summary Table.

Figure 59. REG16 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|--------------|------------------|------------------|------------------|------------------|------------|----------|--------------|
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Field | IBUS_ADC_DIS | ICHG_ADC_ DIS | VBUS_ADC_ DIS | VBAT_ADC_ DIS | VSYS_ADC_ DIS | TS_ADC_DIS | RESERVED | TDIE_ADC_DIS |

Table 31. REG16 Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description |
|-----|--------------|------|---------------------|----------------------|---|
| 7 | IBUS_ADC_DIS | R/W | Yes | No | 0 – Enable conversion 1 – Disable conversion |
| 6 | ICHG_ADC_DIS | R/W | Yes | No | D – Enable conversion Disable conversion |
| 5 | VBUS_ADC_DIS | R/W | Yes | No | D – Enable conversion Disable conversion |
| 4 | VBAT_ADC_DIS | R/W | Yes | No | D – Enable conversion Disable conversion |
| 3 | VSYS_ADC_DIS | R/W | Yes | No | D – Enable conversion Disable conversion |
| 2 | TS_ADC_DIS | R/W | Yes | No | D – Enable conversion Disable conversion |
| 1 | RESERVED | R/W | Yes | No | Reserved bit always reads 0 |
| 0 | TDIE_ADC_DIS | R/W | Yes | No | 0 – Enable conversion 1 – Disable conversion |



8.5.24 IBUS ADC 1 Register (Address = 17h) [reset = 00h]

REG17 is shown in Figure 60 and described in Table 32.

Return to Summary Table.

Figure 60. REG17 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------|----------------|---|---|---|---|---|---|---|--|
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Field | IBUS_ADC[15:8] | | | | | | | | |

Table 32. REG17 Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description | Description | | |
|-----|--------------|------|---------------------|----------------------|---------------|---|--|--|
| 7 | IBUS_ADC[15] | R | Yes | No | Sign bit: ove | Sign bit: overall results reported in two's complement. | | |
| 6 | IBUS_ADC[14] | R | Yes | No | 16384 mA | | | |
| 5 | IBUS_ADC[13] | R | Yes | No | 8192 mA | | | |
| 4 | IBUS_ADC[12] | R | Yes | No | 4096 mA | | | |
| 3 | IBUS_ADC[11] | R | Yes | No | 2048 mA | VBUS Current Reading (positive current flows into VBUS pin, | | |
| 2 | IBUS_ADC[10] | R | Yes | No | 1024 mA | negative current flows out ot VBUS pin): Range: 0 A – 4 A | | |
| 1 | IBUS_ADC[9] | R | Yes | No | 512 mA | · · · · · · · · · · · · · · · · · · · | | |
| 0 | IBUS_ADC[8] | R | Yes | No | 256 mA | | | |

8.5.25 IBUS ADC 0 Register (Address = 18h) [reset = 00h]

REG18 is shown in Figure 61 and described in Table 33.

Return to Summary Table.

Figure 61. REG18 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|-------|---|---------------|---|---|---|---|---|---|--|--|--|
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| Field | | IBUS ADC[7:0] | | | | | | | | | |

Table 33. REG18 Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description | ı |
|-----|-------------|------|------------------|-------------------|-------------|---|
| 7 | IBUS_ADC[7] | R | Yes | No | 128 mA | VBUS Current Reading (positive current flows into VBUS pin, |
| 6 | IBUS_ADC[6] | R | Yes | No | 64 mA | negative current flows out ot VBUS pin): Range: 0 A – 4 A |
| 5 | IBUS_ADC[5] | R | Yes | No | 32 mA | 1g-1 |
| 4 | IBUS_ADC[4] | R | Yes | No | 16 mA | |
| 3 | IBUS_ADC[3] | R | Yes | No | 8 mA | |
| 2 | IBUS_ADC[2] | R | Yes | No | 4 mA | |
| 1 | IBUS_ADC[1] | R | Yes | No | 2 mA | |
| 0 | IBUS_ADC[0] | R | Yes | No | 1 mA | |



8.5.26 ICHG ADC 1 Register (Address = 19h) [reset = 00h]

REG19 is shown in Figure 62 and described in Table 34.

Return to Summary Table.

Figure 62. REG19 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------|----------|----------------|---|---|---|---|---|---|--|
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Field | RESERVED | ICHG_ADC[14:8] | | | | | | | |

Table 34. REG19 Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description | Description | | |
|-----|--------------|------|------------------|----------------------|-------------|-----------------------------------|--|--|
| 7 | RESERVED | R | Yes | No | Reserved re | Reserved register always reads 0. | | |
| 6 | ICHG_ADC[14] | R | Yes | No | 16384 mA | | | |
| 5 | ICHG_ADC[13] | R | Yes | No | 8192 mA | | | |
| 4 | ICHG_ADC[12] | R | Yes | No | 4096 mA | | | |
| 3 | ICHG_ADC[11] | R | Yes | No | 2048 mA | Charge Current Reading: | | |
| 2 | ICHG_ADC[10] | R | Yes | No | 1024 mA | Range: 0 A – 4 A | | |
| 1 | ICHG_ADC[9] | R | Yes | No | 512 mA | | | |
| 0 | ICHG_ADC[8] | R | Yes | No | 256 mA | | | |

8.5.27 ICHG ADC 0 Register (Address = 1Ah) [reset = 00h]

REG1A is shown in Figure 63 and described in Table 35.

Return to Summary Table.

Figure 63. REG1A Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------|---|---------------|---|---|---|---|---|---|--|
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Field | | ICHG_ADC[7:0] | | | | | | | |

Table 35. REG1A Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description | ١ |
|-----|-------------|------|---------------------|-------------------|-------------|-------------------------|
| 7 | ICHG_ADC[7] | R | Yes | No | 128 mA | Charge Current Reading: |
| 6 | ICHG_ADC[6] | R | Yes | No | 64 mA | Range: 0 A – 4 A |
| 5 | ICHG_ADC[5] | R | Yes | No | 32 mA | |
| 4 | ICHG_ADC[4] | R | Yes | No | 16 mA | |
| 3 | ICHG_ADC[3] | R | Yes | No | 8 mA | |
| 2 | ICHG_ADC[2] | R | Yes | No | 4 mA | |
| 1 | ICHG_ADC[1] | R | Yes | No | 2 mA | |
| 0 | ICHG_ADC[0] | R | Yes | No | 1 mA | |



8.5.28 VBUS ADC 1 Register (Address = 1Bh) [reset = 00h]

REG1B is shown in Figure 64 and described in Table 36.

Return to Summary Table.

Figure 64. REG1B Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------|---|----------------|---|---|---|---|---|---|--|
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Field | | VBUS_ADC[15:8] | | | | | | | |

Table 36. REG1B Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description | | | |
|-----|--------------|------|---------------------|----------------------|---------------|---|--|--|
| 7 | VBUS_ADC[15] | R | Yes | No | Sign bit: ove | erall results reported in two's complement. | | |
| 6 | VBUS_ADC[14] | R | Yes | No | 16384 mV | | | |
| 5 | VBUS_ADC[13] | R | Yes | No | 8192 mV | VBUS Voltage reading | | |
| 4 | VBUS_ADC[12] | R | Yes | No | 4096 mV | Range: 0 V – 10 V | | |
| 3 | VBUS_ADC[11] | R | Yes | No | 2048 mV | | | |
| 2 | VBUS_ADC[10] | R | Yes | No | 1024 mV | | | |
| 1 | VBUS_ADC[9] | R | Yes | No | 512 mV | | | |
| 0 | VBUS_ADC[8] | R | Yes | No | 256 mV | | | |

8.5.29 VBUS ADC 0 Register (Address = 1Ch) [reset = 00h]

REG1C is shown in Figure 65 and described in Table 37.

Return to Summary Table.

Figure 65. REG1C Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|-------|---|---------------|---|---|---|---|---|---|--|--|
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| Field | | VBUS ADC[7:0] | | | | | | | | |

Table 37. REG1C Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description | 1 |
|-----|-------------|------|------------------|-------------------|-------------|-----------------------|
| 7 | VBUS_ADC[7] | R | Yes | No | 128 mV | VBUS Voltage Reading: |
| 6 | VBUS_ADC[6] | R | Yes | No | 64 mV | Range: 0 V – 10 V |
| 5 | VBUS_ADC[5] | R | Yes | No | 32 mV | |
| 4 | VBUS_ADC[4] | R | Yes | No | 16 mV | |
| 3 | VBUS_ADC[3] | R | Yes | No | 8 mV | |
| 2 | VBUS_ADC[2] | R | Yes | No | 4 mV | |
| 1 | VBUS_ADC[1] | R | Yes | No | 2 mV | |
| 0 | VBUS_ADC[0] | R | Yes | No | 1 mV | |



8.5.30 VBAT ADC 1 Register (Address = 1Dh) [reset = 00h]

REG1D is shown in Figure 66 and described in Table 38.

Return to Summary Table.

Figure 66. REG1D Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------|---|----------------|---|---|---|---|---|---|--|
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Field | | VBAT_ADC[15:8] | | | | | | | |

Table 38. REG1D Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description | | |
|-----|--------------|------|---------------------|----------------------|---|-----------------------|--|
| 7 | VBAT_ADC[15] | R | Yes | No | Sign bit: overall results reported in two's complement. | | |
| 6 | VBAT_ADC[14] | R | Yes | No | 16384 mV | | |
| 5 | VBAT_ADC[13] | R | Yes | No | 8192 mV | VBAT Voltage reading: | |
| 4 | VBAT_ADC[12] | R | Yes | No | 4096 mV | Range: 0 V – 10 V | |
| 3 | VBAT_ADC[11] | R | Yes | No | 2048 mV | | |
| 2 | VBAT_ADC[10] | R | Yes | No | 1024 mV | | |
| 1 | VBAT_ADC[9] | R | Yes | No | 512 mV | | |
| 0 | VBAT_ADC[8] | R | Yes | No | 256 mV | | |

8.5.31 VBAT ADC 0 Register (Address = 1Eh) [reset = 00h]

REG1E is shown in Figure 67 and described in Table 39.

Return to Summary Table.

Figure 67. REG1E Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|-------|---|---------------|---|---|---|---|---|---|--|--|
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| Field | | VBAT ADC[7:0] | | | | | | | | |

Table 39. REG1E Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description | 1 |
|-----|-------------|------|---------------------|----------------------|-------------|-----------------------|
| 7 | VBAT_ADC[7] | R | Yes | No | 128 mV | VBAT Voltage reading: |
| 6 | VBAT_ADC[6] | R | Yes | No | 64 mV | Range: 0 V – 10 V |
| 5 | VBAT_ADC[5] | R | Yes | No | 32 mV | |
| 4 | VBAT_ADC[4] | R | Yes | No | 16 mV | |
| 3 | VBAT_ADC[3] | R | Yes | No | 8 mV | |
| 2 | VBAT_ADC[2] | R | Yes | No | 4 mV | |
| 1 | VBAT_ADC[1] | R | Yes | No | 2 mV | |
| 0 | VBAT_ADC[0] | R | Yes | No | 1 mV | |



8.5.32 VSYS ADC 1 Register (Address = 1Fh) [reset = 00h]

REG1F is shown in Figure 68 and described in Table 40.

Return to Summary Table.

Figure 68. REG1F Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------|---|----------------|---|---|---|---|---|---|--|
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Field | | VSYS_ADC[15:8] | | | | | | | |

Table 40. REG1F Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description | | | |
|-----|--------------|------|------------------|----------------------|---|-----------------------|--|--|
| 7 | VSYS_ADC[15] | R | Yes | No | Sign bit: overall results reported in two's complement. | | | |
| 6 | VSYS_ADC[14] | R | Yes | No | 16384 mV | | | |
| 5 | VSYS_ADC[13] | R | Yes | No | 8192 mV | VSYS Voltage reading: | | |
| 4 | VSYS_ADC[12] | R | Yes | No | 4096 mV | Range: 0 V – 10 V | | |
| 3 | VSYS_ADC[11] | R | Yes | No | 2048 mV | | | |
| 2 | VSYS_ADC[10] | R | Yes | No | 1024 mV | | | |
| 1 | VSYS_ADC[9] | R | Yes | No | 512 mV | | | |
| 0 | VSYS_ADC[8] | R | Yes | No | 256 mV | | | |

8.5.33 VSYS ADC 0 Register (Address = 20h) [reset = 00h]

REG20 is shown in Figure 69 and described in Table 41.

Return to Summary Table.

Figure 69. REG20 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------|---|---------------|---|---|---|---|---|---|--|
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Field | | VSYS ADC[7:0] | | | | | | | |

Table 41. REG20 Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description | n |
|-----|-------------|------|------------------|-------------------|-------------|-----------------------|
| 7 | VSYS_ADC[7] | R | Yes | No | 128 mV | VSYS Voltage reading: |
| 6 | VSYS_ADC[6] | R | Yes | No | 64 mV | Range: 0 V – 10 V |
| 5 | VSYS_ADC[5] | R | Yes | No | 32 mV | |
| 4 | VSYS_ADC[4] | R | Yes | No | 16 mV | |
| 3 | VSYS_ADC[3] | R | Yes | No | 8 mV | |
| 2 | VSYS_ADC[2] | R | Yes | No | 4 mV | |
| 1 | VSYS_ADC[1] | R | Yes | No | 2 mV | |
| 0 | VSYS_ADC[0] | R | Yes | No | 1 mV | |



8.5.34 TS ADC 1 Register (Address = 21h) [reset = 00h]

REG21 is shown in Figure 70 and described in Table 42.

Return to Summary Table.

Figure 70. REG21 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-------|---|--------------|---|---|---|---|---|---|--|
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Field | | TS_ADC[15:8] | | | | | | | |

Table 42. REG21 Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description | |
|-----|------------|------|------------------|----------------------|---|-----------------------------------|
| 7 | TS_ADC[15] | R | Yes | No | Sign bit: overall results reported in two's complement. | |
| 6 | TS_ADC[14] | R | Yes | No | | |
| 5 | TS_ADC[13] | R | Yes | No | | |
| 4 | TS_ADC[12] | R | Yes | No | | |
| 3 | TS_ADC[11] | R | Yes | No | | |
| 2 | TS_ADC[10] | R | Yes | No | | |
| 1 | TS_ADC[9] | R | Yes | No | 50.0% | TS as percentage of REGN reading: |
| 0 | TS_ADC[8] | R | Yes | No | 25.0% | Range: 0% – 94.9% |

8.5.35 TS ADC 0 Register (Address = 22h) [reset = 00h]

REG22 is shown in Figure 71 and described in Table 43.

Return to Summary Table.

Figure 71. REG22 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---|---|---|-------|---------|---|---|---|
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Field | | | | TS AD | DC[7:0] | | | |

Table 43. REG22 Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description | n |
|-----|-----------|------|------------------|-------------------|-------------|-----------------------------------|
| 7 | TS_ADC[7] | R | Yes | No | 12.50% | TS as percentage of REGN reading: |
| 6 | TS_ADC[6] | R | Yes | No | 6.25% | Range: 0% – 94.9% |
| 5 | TS_ADC[5] | R | Yes | No | 3.125% | |
| 4 | TS_ADC[4] | R | Yes | No | 1.563% | |
| 3 | TS_ADC[3] | R | Yes | No | 0.781% | |
| 2 | TS_ADC[2] | R | Yes | No | 0.391% | |
| 1 | TS_ADC[1] | R | Yes | No | 0.195% | |
| 0 | TS_ADC[0] | R | Yes | No | 0.098% | |



8.5.36 TDIE ADC 1 Register (Address = 23h) [reset = 00h]

REG23 is shown in Figure 72 and described in Table 44.

Return to Summary Table.

Figure 72. REG23 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----------|----------------|---|---|---|---|---|---|
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Field | RESERVED | TDIE_ADC[14:8] | | | | | | |

Table 44. REG23 Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description | | |
|-----|--------------|------|---------------------|----------------------|-----------------------------|--|--|
| 7 | RESERVED | R | Yes | No | Reserved bit always reads 0 | | |
| 6 | TDIE_ADC[14] | R | Yes | No | | | |
| 5 | TDIE_ADC[13] | R | Yes | No | | | |
| 4 | TDIE_ADC[12] | R | Yes | No | | | |
| 3 | TDIE_ADC[11] | R | Yes | No | | | |
| 2 | TDIE_ADC[10] | R | Yes | No | | | |
| 1 | TDIE_ADC[9] | R | Yes | No | | | |
| 0 | TDIE_ADC[8] | R | Yes | No | 128°C | TDIE (IC Temperature) reading: Range: 0°C – 128°C | |

8.5.37 TDIE ADC 0 Register (Address = 24h) [reset = 00h]

REG24 is shown in Figure 73 and described in Table 45.

Return to Summary Table.

Figure 73. REG24 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---|---|---|--------|---------|---|---|---|
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Field | | | | TDIE_A | DC[7:0] | | | |

Table 45. REG24 Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description | 1 |
|-----|-------------|------|---------------------|----------------------|-------------|--------------------------------|
| 7 | TDIE_ADC[7] | R | Yes | No | 64°C | TDIE (IC Temperature) reading: |
| 6 | TDIE_ADC[6] | R | Yes | No | 32°C | Range: 0°C – 128°C |
| 5 | TDIE_ADC[5] | R | Yes | No | 16°C | |
| 4 | TDIE_ADC[4] | R | Yes | No | 8°C | |
| 3 | TDIE_ADC[3] | R | Yes | No | 4°C | |
| 2 | TDIE_ADC[2] | R | Yes | No | 2°C | |
| 1 | TDIE_ADC[1] | R | Yes | No | 1°C | |
| 0 | TDIE_ADC[0] | R | Yes | No | 0.5°C | |



8.5.38 Part Information Register (Address = 25h) [reset = 11h]

REG25 is shown in Figure 74 and described in Table 46.

Return to Summary Table.

Figure 74. REG25 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---------|---|----|-------|---|--------------|---|---|
| Reset | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| Field | REG_RST | | PN | [3:0] | | DEV_REV[2:0] | | |

Table 46. REG25 Register Field Descriptions

| Bit | Field | Туре | Reset by REG_RST | Reset by WATCHDOG | Description |
|-----|------------|------|------------------|-------------------|--|
| 7 | REG_RST | R | Yes | No | Register Reset: 0 – Keep current register settings 1 – Reset to default register value and reset safety timer (bit resets to 0 after register reset is complete) |
| 6 | PN[3] | R | Yes | No | 0010: BQ25882 |
| 5 | PN[2] | R | Yes | No | |
| 4 | PN[1] | R | Yes | No | |
| 3 | PN[0] | R | Yes | No | |
| 2 | DEV_REV[2] | R | Yes | No | Device revision: 001 |
| 1 | DEV_REV[1] | R | Yes | No | |
| 0 | DEV_REV[0] | R | Yes | No | |



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

A typical application consists of the device configured as an I²C controlled power path management device and a dual-cell battery charger for Li-lon and Li-polymer batteries used in a wide range of smartphones and other portable devices. It integrates an input blocking FET (QBLK, Q1), high-side switching FET (QHS, Q2), low-side switching FET (QLS, Q3), and battery FET (QBAT, Q4) between system and battery. The device also integrates a bootstrap diode for the high-side gate drive.

9.2 Typical Application




Figure 75. BQ25882 Typical Application Diagram

9.2.1 Design Requirements

For this design example, use the parameters shown in the table below.

Copyright © 2018–2019, Texas Instruments Incorporated Product Folder Links: *BQ25882*



Typical Application (continued)

Table 47. Design Parameters

| PARAMETER | VALUE |
|---------------------------------------|----------------|
| VBUS voltage range | 3.9 V to 6.2 V |
| Input current limit (IINDPM[4:0]) | 3.0 A |
| Fast charge current limit (ICHG[5:0]) | 1.5 A |
| Minimum system voltage (SYS_MIN[3:0]) | 7.0 V |
| Cell regulation voltage (VREG[7:0]) | 8.7 V |

9.2.2 Detailed Design Procedure

9.2.2.1 Inductor Selection

The device has 1.5-MHz switching frequency to allow the use of small inductor and capacitor values. The inductor saturation current should be higher than the input current (I_{IN}) plus half the ripple current (I_{RIPPLE}):

$$I_{SAT} \ge I_{IN} + \frac{I_{RIPPLE}}{2} \tag{5}$$

The inductor ripple current (I_{RIPPLE}) depends on input voltage (V_{VBUS}), duty cycle (D = 1 - V_{BUS}/V_{BAT}), switching frequency (f_{SW}) and inductance (L):

$$I_{RIPPLE} = \frac{V_{BUS} \times (V_{SYS} - V_{BUS})}{V_{SYS} \times f_{SW} \times L}$$
(6)

The maximum inductor ripple current happens in the vicinity of D = 0.5. Usually inductor ripple is designed in the range of (20 - 40%) maximum charging current as a trade-off between inductor size and efficiency for a practical design.

9.2.2.2 Input (VBUS / PMID) Capacitor

Input capacitor should have enough ripple current rating to absorb input switching ripple current. The worst case RMS ripple current occurs when duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current I_{PMID} occurs where the duty cycle is closest to 50% and can be estimated by

$$I_{PMID} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE} \tag{7}$$

Low ESR ceramic capacitor such as X7R or X5R is preferred for input decoupling capacitor and should be placed close to the PMID and GND pins of the IC. Voltage rating of the capacitor must be higher than normal input voltage level. 25-V rating or higher capacitor is preferred for up to 5-V input voltage. $10-\mu F$ capacitor is suggested for up to 3.3-A input current.

9.2.2.3 Output (VSYS) Capacitor

SYS capacitor is the boost converter output capacitor and should also have enough ripple current rating to absorb output switching ripple current. The output capacitor RMS current I_{CSYS} is given:

$$I_{CSYS, rms} = I_{OUT} \times \sqrt{\frac{D}{1 - D}}$$
(8)

The output capacitor voltage ripple is a function of the boost output current (I_{OUT}), and can be calculated as follows:

$$\Delta V_{SYS} = \frac{I_{OUT} \times D}{f_{SW} \times C_{SYS}} \tag{9}$$



Low ESR ceramic capacitor such as X7R or X5R is preferred for SYS decoupling capacitor and should be placed close to the SYS and GND pins of the IC. Voltage rating of the capacitor must be higher than normal output voltage level. 16-V rating or higher capacitor is preferred. $40-\mu F$ capacitor is suggested for up to 2.2-A boost converter output current.


Submit Documentation Feedback

Copyright © 2018–2019, Texas Instruments Incorporated



9.2.3 Application Curves

 C_{VBUS} = 1 μ F, C_{PMID} = 10 μ F, C_{BAT} = 10 μ F, C_{SYS} = 44 μ F, L = DFE252012F-1R0 (1 μ H) (unless otherwise specified)




Product Folder Links: BQ25882

Copyright © 2018-2019, Texas Instruments Incorporated



 $C_{\text{VBUS}} = 1 \mu \text{F, } C_{\text{PMID}} = 10 \mu \text{F, } C_{\text{BAT}} = 10 \mu \text{F, } C_{\text{SYS}} = 44 \mu \text{F, } L = DFE252012 \text{F-} 1R0 \text{ (1} \mu \text{H) (unless otherwise specified)}$




Submit Documentation Feedback

Copyright © 2018–2019, Texas Instruments Incorporated



 $C_{\text{VBUS}} = 1 \mu \text{F, } C_{\text{PMID}} = 10 \mu \text{F, } C_{\text{BAT}} = 10 \mu \text{F, } C_{\text{SYS}} = 44 \mu \text{F, } L = \text{DFE252012F-1R0 (1} \mu \text{H) (unless otherwise specified)}$





10 Power Supply Recommendations

In order to provide an output voltage on SYS, the device requires a power supply between 3.9 V and 6.2 V input with at least 500-mA current rating connected to VBUS or a dual-cell Li-lon battery with voltage > VBAT_UVLO connected to BAT. The source current rating needs to be at least 3.3 A in order for the boost converter of the charger to provide maximum output power to SYS.



11 Layout

11.1 Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high frequency current path loops is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Here is a PCB layout priority list for proper layout. Layout PCB according to this specific order is essential.

- 1. Place SYS and BAT output capacitor as close to SYS, BAT and GND bumps as possible. Ground connections need to be tied to the IC ground with a short copper trace connection or GND plane.
- 2. Place PMID input capacitor as close as possible to PMID bumps and GND bumps and use shortest copper trace connection or GND plane.
- 3. Place inductor input terminal to SW bumps as close as possible. Minimize the copper area of this trace to lower electrical and magnetic field radiation but make the trace wide enough to carry the input current. Minimize parasitic capacitance from this area to any other trace or plane.
- 4. Decoupling capacitors should be placed next to the IC and make trace connection as short as possible.
- 5. Ensure that there are sufficient thermal vias directly under bumps of the power FETs, connecting to copper on other layers.
- 6. Via size and number should be enough for a given current path.
- 7. Route BATP and BATN away from switching nodes such as SW.

Refer to the EVM design and the Layout Example below for the recommended component placement with trace and via locations.



11.2 Layout Example




Figure 92. PCB Layout Example

Submit Documentation Feedback



12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

12.1.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

• BQ2588x Boosting Battery Chargers Evaluation Module User's Guide

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|-------------------------|---------|
| BQ25882YFFR | ACTIVE | DSBGA | YFF | 25 | 3000 | RoHS & Green | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | BQ25882 | Samples |
| BQ25882YFFT | ACTIVE | DSBGA | YFF | 25 | 250 | RoHS & Green | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | BQ25882 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Feb-2025

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| BQ25882YFFR | DSBGA | YFF | 25 | 3000 | 180.0 | 8.4 | 2.28 | 2.28 | 0.73 | 4.0 | 8.0 | Q1 |
| BQ25882YFFT | DSBGA | YFF | 25 | 250 | 180.0 | 8.4 | 2.28 | 2.28 | 0.73 | 4.0 | 8.0 | Q1 |

www.ti.com 7-Feb-2025




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| BQ25882YFFR | DSBGA | YFF | 25 | 3000 | 182.0 | 182.0 | 20.0 |
| BQ25882YFFT | DSBGA | YFF | 25 | 250 | 182.0 | 182.0 | 20.0 |



DIE SIZE BALL GRID ARRAY




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated