







<span id="page-0-0"></span>

**[BQ21080](https://www.ti.com/product/BQ21080)** [SLUSF49](https://www.ti.com/lit/pdf/SLUSF49) – JANUARY 2023

# **BQ21080 I2C Controlled, 1-Cell, 0.8-A Linear Battery Charger with Power Path and Ship Mode**

# **1 Features**

- 800-mA Power path linear battery charger
	- 3.0-V to 5.9-V input voltage operating range optimized for battery to battery charging and USB adapter
	- 25-V tolerant input voltage
	- Configurable battery regulation voltage with 0.5% accuracy from 3.6 V to 4.65 V in 10-mV steps
	- 5-mA to 800-mA configurable fast charge current
	- 55-mΩ battery FET ON resistance
	- Up to 2.5-A discharge current to support high system loads
	- Configurable termination current down to 0.5 mA
	- Configurable NTC charging profile thresholds including JEITA support
	- Power cycle and advanced reset mechanisms to recover system
- Power path management for powering the system and charging the battery
	- Regulated system voltage (SYS) ranging from 4.4 V to 4.9 V in addition to battery voltage tracking and input pass-though options
	- Configurable input current limit
	- Selectable adapter or battery power for system
	- Dynamic power path management optimizes charging from weak adapters
- Ultra low quiescent current modes
	- 30-nA Shutdown mode
	- 3.2-μA Ship mode with button press wake
	- 4 μA in Battery Only mode
	- 45-μA input adapter Iq in Sleep mode
- One push-button wake-up and reset input
- Integrated fault protection
	- Input overvoltage protection  $(V_{IN~OVP})$
	- $-$  Battery undervoltage protection  $(\bar{V}_{\text{BUVLO}})$
	- Battery short protection (BATSC)
	- Battery overcurrent protection (BATOCP)
	- Input current limit protection (ILIM)
	- Thermal regulation (TREG) and thermal shutdown (TSHUT)
	- Battery thermal fault protection (TS)
	- Watchdog and safety timer fault
	- System short protection
	- System overvoltage protection

# **2 Applications**

- [TWS headset and charging case](https://www.ti.com/solution/headsets-headphones-earbuds?variantid=31741&subsystemid=31755)
- [Smart glasses, AR and VR](https://www.ti.com/solution/augmented-reality-glasses)
- [Smart watches and other wearable devices](https://www.ti.com/solution/smartwatch)
- [Retail automation and payment](https://www.ti.com/solution/portable-pos?variantid=34292&subsystemid=23502)
- [Building automation](https://www.ti.com/applications/industrial/building-automation/overview.html?keyMatch=BUILDING%20AUTOMATION&tisearch=Search-EN-everything)

# **3 Description**

The BQ21080 is a linear battery charger IC focusing on small solution size and low quiescent current for extending battery life. The device is available in an 8-ball chipscale package which does not need HDI PCB process for fabrication thereby reducing the PCB cost. The device can support up to 800-mA charging and system loads of up to 2.5 A.

#### **Device Information**



(1) For all available packages, see the orderable addendum at the end of the data sheet.



**Simplified Schematic**



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,  $\overline{\textbf{AD}}$  intellectual property matters and other important disclaimers. PRODUCTION DATA.



# **Table of Contents**





# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



<span id="page-2-0"></span>

# **5 Description (continued)**

The battery is charged using a standard Li-ion or LiFePO4 charge profile with three phases: precharge, constant current and constant voltage. Thermal regulation provides the maximum charge current while managing the device temperature. The charger is also optimized for battery to battery charging with 3-V minimum input voltage operation and can withstand 25-V absolute maximum line transients. The device integrates a single push-button input and reset circuitry to reduce the total solution footprint.

<span id="page-3-0"></span>

# **6 Pin Configuration and Functions**



### **Figure 6-1. YBG Package 8-Pin DSBGA (Top View)**

#### **Table 6-1. Pin Functions**



(1)  $I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.$ 

<span id="page-4-0"></span>

# **7 Specifications**

# **7.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted) $(1)$ 



(1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# **7.2 ESD Ratings**



(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# **7.3 Thermal Information**



(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](http://www.ti.com/lit/SPRA953) application report.

(2) 1oz Copper, 2-layer board

# **7.4 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)



Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSF49&partnum=BQ21080)* 5

<span id="page-5-0"></span>

# **7.4 Recommended Operating Conditions (continued)**

over operating free-air temperature range (unless otherwise noted)



# **7.5 Electrical Characteristics**

VIN = 5V, VBAT = 3.6V. TJ =25°C unless otherwise noted.





# **7.5 Electrical Characteristics (continued)**

VIN = 5V, VBAT = 3.6V. TJ =25°C unless otherwise noted.





# **7.5 Electrical Characteristics (continued)**

VIN = 5V, VBAT = 3.6V. TJ =25°C unless otherwise noted.



<span id="page-8-0"></span>

# **7.5 Electrical Characteristics (continued)**

VIN = 5V, VBAT = 3.6V. TJ =25°C unless otherwise noted.



# **7.6 Timing Requirements**



<span id="page-9-0"></span>

# **7.7 Typical Characteristics**

VIN = 5 V, C<sub>IN</sub> = 2.2 µF, C<sub>OUT</sub> = 10 µF, C<sub>BAT</sub> = 1 µF (unless otherwise specified)



<span id="page-10-0"></span>

# **8 Detailed Description**

#### **8.1 Overview**

The BQ21080 integrates a linear charger that allows the battery to be charged with a programmable charge current of up to 800 mA. In addition to the charge current, other charging parameters can be programmed through  ${}^{12}C$  such as the precharge, termination, battery regulation voltage, and input current limit.

The power path allows the system to be powered from a regulated output, SYS, even when the battery is deeply discharged or charging, by drawing power from IN pin. It also prioritizes the system load in SYS, reducing the charging current, if necessary, in order support the load when input power is limited. If the input supply is removed and the battery voltage level is above  $V_{\text{BIVIO}}$ , SYS will automatically and seamlessly switch to battery power.

Charging is done through the internal battery MOSFET. There are several loops that influence the charge current: constant current loop (CC), constant voltage loop (CV), input current limit, thermal regulation,  $V_{\text{DPPM}}$ and  $V_{\text{INDPM}}$ . During the charging process, all loops are enabled and the one that is dominant takes control.

The device supports multiple battery chemistries for single-cell applications, through adjustable battery regulation voltage regulation ( $V<sub>BATREG</sub>$ ) and charge current ( $I<sub>CHG</sub>$ ) options.

#### **8.1.1 Battery Charging Process**

When a valid input source is connected  $(V_{IN} > V_{UVLO}$  and  $V_{BAT}+V_{SLEEPZ} \le V_{IN} < V_{INOVP}$ , the state of the CHARGE\_DISABLE bit and the TSMR pin determines whether a charge cycle is initiated. When the CHARGE\_DISABLE bit is set to disable charging,  $V_{HOT} < V_{TS} < V_{COLD}$  and a valid input source is connected, the battery discharge FET is turned off, preventing any charging of the battery. Note that supplement behavior is independent of the CHARGE\_DISABLE bit.

The following figure illustrates a typical charge cycle.







**Figure 8-1. Charger Flow Diagram**

# *8.1.1.1 Trickle Charge*

In order to prevent damage to the battery, the device will charge the battery at a much lower current level (IBATSC) when the battery voltage (VBAT) is below the VBATSC threshold. During trickle charge, the device still counts against the precharge safety timer. Rather trickle charge and precharge are counting against the same duration of 25% of the fast charge timer.



#### *8.1.1.2 Precharge*

When battery voltage is above the VBATSC but lower than VLOWV threshold, the battery is charged with the precharge current level. The precharge current (IPRECHARGE) can be programmed through I<sup>2</sup>C and can be adjusted by the host. Once the battery voltage reaches  $V_{LOWV}$ , the charger will then operate in Fast Charge mode, charging the battery at ICHG.

During precharge, the safety timer is set to 25% of the safety timer value during fast charge. In the case where termination is disabled, precharge current is set to 20% of fast charge current setting.

#### *8.1.1.3 Fast Charge*

The charger has two main control loops that control charging when  $V_{BAT} > V_{LOW}$ : the Constant Current (CC) and Constant Voltage (CV) loops. When the CC loop is dominant, the battery is charged at the maximum charge current level  $I_{CHG}$ , unless there is a TS fault condition (JEITA operation), VINDPM is active, thermal regulation or DPPM is active. (See respective sections for details on these modes of operation). Once the battery voltage approaches the battery regulation target, the CV loops becomes more dominant and the charging current starts tapering off. Once the charging current reaches the termination current ( $I_{\text{TERM}}$ ) the charge is done, Charge\_done status is set. If the  $I^2C$  setting of VBATREG is set higher than 4.65 V, the battery regulation voltage is still maintained at 4.65 V. The device will switch to fastcharge mode based on VLOWV setting on the register map.

#### *8.1.1.4 Termination*

The device will automatically terminate charging once the charge current reaches ITERM, which is programmable through I2C. After termination the charger will operate in high impedance mode, disabling the BATFET to disconnect the battery. Power is provided to the system (SYS) by IN supply as long as  $V_{IN}$  >  $V_{UVLO}$ ,  $V_{IN}$  >  $V_{BAT}$  +  $V_{SLEEPZ}$  and  $V_{IN}$  <  $V_{IN}$  ovp.

Termination is only enabled when the charger CV loop is active in fast charge operation. Termination is disabled if the charge current reaches  $I_{\text{TERM}}$  while the VINDPM, DPPM, or thermal regulation loops are active. The charger will only go into the termination when the current drops to  $I_{\text{TERM}}$  due to the battery reaching the target voltage and not due to the charge current limitation imposed by the previously mentioned controlled loops.

Post termination, the battery FET is disabled and the voltage on BAT pin is monitored to check if it has dropped to the VRCH threshold. If it does, a new charge cycle is established. The safety timers are reset. During charging or even when charge is done, a higher SYS load will be supported through the supplement operation.







**Figure 8-2. Typical Charging Profile of a Battery**

<span id="page-14-0"></span>

# **8.2 Functional Block Diagram**



**Figure 8-3. Functional Block Diagram**

# **8.3 Feature Description**

#### **8.3.1 Input Voltage Based Dynamic Power Management (VINDPM)**

The VINDPM loop prevents the input voltage from collapsing to a point where charging could be interrupted due to adapter voltage crashing below VINDPM value. This is done by reducing the current drawn by the charger enough to keep  $V_{IN}$  > VINDPM setting.

During the normal charging process, if the input power source is not able to support the programmed or default charging current and system load, the supply voltage decreases. Once the supply drops to VINDPM, the input DPM current and voltage loops will reduce the input current through the blocking FETs Q1 and Q2 to prevent the further drop of the supply. The VINDPM threshold is programmable through the I<sup>2</sup>C register and can be completely disabled. This is set through the VINDPM\_0 and VINDPM\_1 selection bits. When the device enters this mode, the charge current may be lower than the set value and the VINDPM\_ACTIVE\_STAT bit is set. If the 2x timer is set through the 2XTMR\_EN bit, the safety timer is extended while VINDPM is active. Additionally, termination is disabled when VINDPM is active.



#### **8.3.2 Dynamic Power Path Management Mode (DPPM)**

With a valid input source connected, the power path management circuitry monitors the input voltage and current continuously. The current into IN is shared at SYS between charging the battery and powering the system load at SYS. If the sum of the charging and load currents exceeds the preset maximum input current, the input DPM loop reduces input current. If SYS drops below the DPPM voltage threshold, the charging current is reduced by the DPPM loop through the BATFET (Q3). If SYS falls below the supplement mode threshold after BATFET charging current is reduced to zero, the part will enter supplement mode. SYS voltage is maintained above battery voltage when the DPPM loop is in control. Battery termination is disabled when the DPPM loop is active.

The VDPPM threshold is typically 100 mV above VBAT. The VDPPM disable bit (VDPPM\_DIS = b1) will allow the charger to operate with lower headroom on VSYS. In VBAT tracking mode where VSYS is VBAT+225 mV, disabling this bit will have no effect.

#### **8.3.3 Battery Supplement Mode**

While in DPPM mode, if the charging current falls to zero and the system load current increases beyond the programmed input current limit, the voltage at SYS reduces further. When the SYS voltage drops below the battery voltage to  $V_{BSUP1}$ , the battery supplements the system load. The battery stops supplementing the system load when the voltage on the SYS pin rises within the battery voltage to  $V_{\text{BSUP2}}$ . During supplement mode, the battery supplement current is not regulated, however, the BATOCP protection circuit is active if enabled. Battery termination is disabled while in supplement mode. Battery voltage has to be higher than the battery undervoltage lockout threshold (VBUVLO) in order to supplement the system.

#### **8.3.4 SYS Power Control (SYS\_MODE bit control)**

The device also offers the option to control SYS through the I<sup>2</sup>C SYS\_MODE bits. These bits can force SYS to be supplied by BAT instead of IN (even if  $V_{IN} > V_{BAT} + V_{SLEEP}$ ), disconnect SYS from either supply, pull SYS down or leave it floating. The table below shows the device behavior based on SYS MODE setting:



#### **Table 8-1. Settings**

#### **SYS\_MODE = 00**

This is the default state/normal operation of the device. SYS will be powered from IN if  $V_{IN} > V_{UVLO}$ ,  $V_{IN} >$ VBAT +  $V_{SLEEPZ}$ , and  $V_{IN}$  <  $V_{IN}$  <sub>OVP</sub>. SYS will powered by BAT if these conditions are not met. SYS will only be disconnected from IN or BAT and pulled down when a HW Reset occurs or the device goes into Ship mode.

#### **SYS\_MODE = 01**

When this configuration is set, SYS will be powered by BAT if  $V_{BAT} > V_{BUVLO}$  regardless of  $V_{IN}$  state. This allows the host to minimize the current draw from the adapter while it is still connected as needed in the system. If SYS\_MODE = 01 is set while  $V_{BAT}$  <  $V_{BUVLO}$ , the SYS\_MODE = 01 setting will be ignored and the device will go to SYS\_MODE = 00. In the same manner, if the adapter  $(V_{N})$  is removed and then connected the device will also switch to SYS\_MODE = 00. This prevents the device from needing a POR in order to restore power to the system thereby allowing battery charging. If SYS\_MODE = 01 is set during charging, charging will be stopped and the battery will start to provide power to SYS as needed. The behavior is similar to that when the input adapter is disconnected.

### **SYS\_MODE = 10**

When this configuration is set, SYS will be disconnected and left floating. The device remains on and active. Toggling  $V_{IN}(V_{IN} < V_{INUVLO})$  will reset SYS\_MODE to 00.



#### **SYS\_MODE = 11**

When this configuration is set, SYS will be disconnected and pulled down to ground. Toggling  $V_{IN}$  will reset SYS MODE to 00.

#### *8.3.4.1 SYS Pulldown Control*

The device has an internal pulldown on the SYS pin which is enabled in the following cases:



#### **8.3.5 SYS Regulation**

The device includes a SYS voltage regulation loop. By regulating the SYS voltage the device prevents downstream devices connected to SYS from being exposed to voltages as high as  $V_{\text{IN-OVP}}$ . SYS regulation is only active when  $V_{IN}$  >  $V_{UVLO}$ ,  $V_{IN}$  >  $V_{BAT}$  +  $V_{SLEEPZ}$  and  $V_{IN}$  <  $V_{IN}$  ovp rather than meeting the VIN\_Powergood condition.

The SYS voltage regulation target can be controlled through the SYS REG CTRL 2:0 bits in the SYS REG register to either track the battery, set to a fixed voltage, or enable pass through modes.

In battery tracking mode, the minimum voltage is at the  $V_{MINSYS}$  value for a battery < 3.6 V. As battery voltage increases VSYS is regulated to 225 mV above battery. If  $V_{IN} < V_{MINSYS}$  and VIN Powergood is still active, then SYS will be in dropout.

In fixed voltage mode, SYS voltage is regulated to a target set by the host ranging from 4.4 V to 4.9 V. If  $V_{IN}$ voltage is less than the SYS target voltage, then the device will be in dropout mode.

In pass through mode, the SYS path is unregulated and the  $V_{SYS}$  voltage is equal to  $V_{IN}$ .





#### **8.3.6 ILIM Control**

The input current limit can be controlled through  $I^2C$  by selecting the the ILIM bits.

If the ILIM clamp is active, the ILIM\_ACTIVE\_STAT bit is set.



MASK\_ILIM will prevent an interrupt from being issued but does not override the ILIM behavior itself. The ILIM value can be programmed dynamically through the I2C by the host. The ILIM settings of 100mA and 500mA are designed to be the maximum value to support standard systems.

#### **8.3.7 Protection Mechanisms**

#### *8.3.7.1 Input Overvoltage Protection*

Input overvoltage protection protects the device and downstream components connected to SYS, and BAT against damage from overvoltage on the input supply. When VIN >  $V_{IN\ QVP}$ , a VIN overvoltage condition is determined to exist. During the VIN overvoltage condition, the device turns the input FET OFF, battery discharge FET ON, sends a single 128-us pulse on INT, and the fault bit (VIN OVP FAULT FLAG) is updated over I<sup>2</sup>C. The VIN\_PGOOD\_STAT bit also is affected by the VIN overvoltage condition as the VIN powergood condition will fail. Once the VIN overvoltage condition is removed  $(V_{IN} \le V_{IN\_OVP} - V_{IN\_OV\_HYS}$ ), the VIN\_OVP\_STAT bit is cleared and the device returns to normal operation. Thereafter, a VIN powergood condition is determined if VIN  $>$  VBAT + V<sub>SLEEPZ</sub> and VIN  $>$  V<sub>IN</sub> <sub>UVLO</sub>.

#### *8.3.7.2 Battery Undervoltage Lockout*

In order to prevent deep discharge of the battery the device integrates a battery undervoltage lockout feature which will disengage the BAT to SYS path when voltage at the battery drops below the programmed BUVLO setting present in the CHARGERCTRL1 register. BUVLO status can also be read when a valid voltage on VIN is present.

#### *8.3.7.3 System Overvoltage Protection*

The system overvoltage protection is to prevent SYS from overshooting to a high voltage due to the input supply. SYS OVP will momentarily disconnect the blocking FETs and re-engage when the thresholds have dropped to less than the SYS\_OVP\_FALLING threshold.

The SYS\_OVP\_RISING threshold is typically 105% of the target SYS voltage and the SYS\_OVP\_FALLING threshold is 102.5% of the target SYS voltage.

#### *8.3.7.4 System Short Protection*

When a valid adapter is connected to the device, the device turns ON the input blocking FET for 5 ms and it detects the SYS pin to be shorted (voltage on SYS <1.6V). In this scenario, the device will turn OFF the input FET for ~200 μs and turn it back ON for 5 ms for SYS to rise above 1.6V. If after 10 tries, the SYS short still persists, the device will turn OFF SYS until adapter is connected again.

#### *8.3.7.5 Battery Overcurrent Protection*

In order to protect the device from overcurrent and prevent excessive battery discharge current, the device detects if the current on the battery FET exceeds IBAT\_OCP. If the BATOCP limit is reached, the battery discharge FET is turned off and the device starts operating in hiccup mode, re-enabling the BATFET t<sub>REC</sub> sc (250 ms) after being turned OFF by the overcurrent condition. If the overcurrent condition is triggered upon retry for 4 to 7 consecutive times in a 2-s window, the BATFET shall then remain off until a valid VIN is connected (VIN = VIN\_POWERGOOD). If the overcurrent condition and hiccup operation occur while in supplement mode where VIN is already present, VIN must be toggled in order for the BATFET to be enabled and start another detection cycle.

#### *8.3.7.6 Safety Timer and Watchdog Timer*

At the beginning of each charge cycle mode (Precharge or Fast Charge), the device starts the respective mode safety timer. If charging has not terminated before the programmed safety time, t<sub>MAXCHG</sub> expires or the device does not exit the precharge mode before t<sub>PRECHG</sub> expires, charging is disabled. The precharge safety time,  $t_{PRECHG}$ , is 25% of  $t_{MAXCHG}$ . When a safety timer fault occurs, a single 128-µs pulse is sent on the INT pin and the STAT and FAULT bits of the status registers are updated over  ${}^{12}C$ .

The charge enable bit or input power must be toggled in order to clear the safety timer fault.



If the safety timer has expired, the device will produce an interrupt and update the SAFETY\_TMR\_FAULT\_FLAG bit on the register map. The safety timer duration is programmable using the SAFETY TIMER 1:0 bits. When the safety timer is active, changing the safety timer duration resets the safety timer. The device also contains a 2XTMR. EN bit that doubles the safety timer duration to prevent premature safety timer expiration when the charge current is reduced by a high load on SYS (DPM operation- causing VDPPM to be enabled), VINDPM, thermal regulation, or a NTC (JEITA) condition. When the 2XTMR\_EN bit is set, the timer is allowed to run at half speed when any loop is active other than CC or CV. In the event where during CC mode the battery voltage drops to push the charger into precharge mode, (due to a large load on battery, thermal events, and so forth) the safety timer will reset counting through precharge and then resetting the fast charge safety timer. If the device entered battery supplement mode while in precharge, CC or CV mode, while the charger is not disabled, the device will suspend the safety timer until charging can resume again. This prevents the safety timer from resetting when a supplement condition is caused.

In addition to the safety timer, the device contains a watchdog timer that monitors the host through the  $I<sup>2</sup>C$ interface. The watchdog timer is enabled by default and may be disabled by the host through an  $I^2C$  transaction. Once the initial transaction is received, the watchdog timer is started. The watchdog timer is reset by any transaction by the host using the  $I^2C$  interface. If the watchdog timer expires without a reset from the  $I^2C$ interface, all charger parameters registers (ICHG, IPRECHARGE, ITERM,VLOWV, and so forth) are reset to the default values. The watchdog timer can be set through the WATCHDOG\_SEL\_1:0 bits either in battery only mode or when an adapter is present.





# *8.3.7.7 Thermal Protection and Thermal Regulation*

During operation, to protect the device from damage due to overheating, the junction temperature of the die, T $_{\rm J}$ , is monitored. When T $_{\rm J}$  reaches T $_{\rm SHUT}$   $_{\rm RISING}$ , the device stops charging operation and VSYS is shutdown. If in the case where T<sub>J</sub> > T<sub>SHUT\_RISING</sub> prior to power being applied to the device (either battery or adapter), the input FET or BATFET will not turn ON, regardless of the TSMR pin. Thereafter if temperature falls below  $T<sub>SHUT</sub>$  FALLING, the device will automatically power up if VIN is present or if in battery only mode.

During the charging process, to prevent overheating in the device, the device monitors the junction temperature of the die and reduces the charging current once T<sub>J</sub> reaches the thermal regulation threshold (T<sub>REG</sub>) based on bits set by the THERM\_REG setting. If the charge current is reduced to 0, the battery supplies the current needed to supply the SYS output. Thermal regulation can be disabled through I<sup>2</sup>C.

Ensure that system power dissipation is under the limit of the device. The power dissipated by the device can be calculated using the following equation:

 $P_{DISS} = P_{SYS} + P_{BAT}$ 

Where:

 $P<sub>SYS</sub> = (V<sub>IN</sub> - V<sub>SYS</sub>) * I<sub>IN</sub>$ 

 $P_{BAT} = (V_{SYS} - V_{BAT}) * I_{BAT}$ 

The die junction temperature, T<sub>J</sub>, can be estimated based on the expected board performance using the following equation:

 $T_{\sf J}$  =  $T_{\sf A}$  +  $\uptheta_{\sf JA}$  \*  $\mathsf{P}_{\sf DISS}$ 

θJA is largely driven by board layout. For more information about traditional and new thermal metrics, see the *[IC](http://www.ti.com/lit/spra953) [Package Thermal Metrics Application Report](http://www.ti.com/lit/spra953)*. Under typical conditions, the time spent in this state is very short.



#### **8.3.8 Pushbutton Wake and Reset Input**

The pushbutton function implemented through the TSMR pin has three main functions. First, it serves as a means to wake the device from ultra-low power modes like ship mode. Second, it serves as a short button press detector, sending an interrupt to the host when the button driving the TSMR pin has been pressed for Wake1, Wake2, or long press durations. This allows the implementation of different functions in the end application such as menu selection and control. Finally it serves as a means to get the device into ship mode or reset the system by performing a power cycle/ hardware reset (shut down SYS and automatically powering it back on) after detecting a long button press. The timing for the short and long button press duration is programmable through I2C for added flexibility and allows system designers to customize the end user experience of a specific application. Note that if a specific timer duration is changed through  $1^2C$  while that timer is active and has not expired, the new programmed value will be ignored until the timer expires and/or is reset by new push button action. In battery only mode the device will automatically pulse the TSMR current source ON for  $t_{TS}$  puty on duration and turn it OFF for t<sub>TS</sub> <sub>DUTY</sub> <sub>OFF</sub> duration to check if a button is pressed. If a button press is registered, the device will begin counting against Wake1, Wake2 or long press durations. This button press detection routine in battery only mode is run as long as it is enabled by the EN\_PUSH bit. When a valid adapter is present, the TSMR current source is always ON to monitor charging.

#### *8.3.8.1 Pushbutton Wake or Short Button Press Functions*

There are two programmable wake or short button press timers, WAKE1 and WAKE2. There are no specific actions taken by the t<sub>WAKE1</sub> or t<sub>WAKE2</sub> durations other than issuing an interrupt and updating the wake registers. For a wake from shipmode event when the button press is enabled, the push button has to be low for  $t_{shiowake}$ before the device can turn ON the SYS rail.

In the case where a valid  $V_{IN}$  ( $V_{IN}$  >  $V_{UVLO}$ ) is connected prior to the t<sub>shipwake</sub> timer expiring, the device will exit shipmode immediately regardless of the TS/MR or wake timer state. Refer to [Section 8.5](#page-24-0) for more details.

#### *8.3.8.2 Pushbutton Reset or Long Button Press Functions*

Depending on the configuration set on the pushbutton long press action register bits, the device will perform a shipmode entry or hardware reset or completely ignore the long button press action.



**Figure 8-4. Pushbutton Long Press Reset**





**Figure 8-5. Pushbutton Long Press Shipmode**

#### **8.3.9 15-Second Timeout for HW Reset**

Based on the I<sup>2</sup>C register bit WATCHDOG 15S ENABLE the device can perform a HW reset/power cycle in the same manner a long button press or HW\_RESET would. This 15-second watchdog or timeout is gated upon  $V_{\text{IN}}$ >  $V_{\text{VBAT}}$  +  $V_{\text{SI FPPZ}}$  so that the HW reset would only occur if the host does not respond after a charger is connected and VIN\_PGOOD\_STAT is set.

If the charger is connected and the host responds before the 15-second watchdog expires, the part continues in normal operation and starts the normal 50-second watchdog timer if enabled. The 15-second watchdog may be enabled/disabled through I<sup>2</sup>C with the WATCHDOG 15S ENABLE bit.

#### **8.3.10 Hardware Reset**

The BQ21080 is capable of a hardware reset to completely powercycle the system. This is partcularly useful when a soft reset on the MCU or host fails to work. Below is a sequence of events during a hadware reset:

- 1. Turn OFF (if adapter is present) input blocking FET (Q1/Q2)
- 2. Turn OFF battery FET (Q3)
- 3. Engage pulldown on SYS
- 4. Start the Autowake timer
- 5. Once the Autowake timer expires, disconnect the pulldown on SYS
- 6. Reset all registers to default
- 7. Turn ON battery FET and input FET (if applicable)

#### **8.3.11 Software Reset**

When a software reset is issued either through a watchdog action configurable through the WATCHDOG SEL bits or register reset configurable through the REG RST bit, the device will reset all of the registers to the defaults. Any bits loaded through OTP memory are also loaded. If the device was waiting to go to shipmode (all conditions for entering ship are fulfilled except adapter removal), a hardware or software reset will cancel the pending shipmode request. If the shipmode request was written through I<sup>2</sup>C, the host can cancel the ship entry by clearing the bit before shipmode entry has happened.

#### **8.3.12 Interrupt Indicator (/INT) Pin**

The device contains an open-drain output that signals its status and is valid only after the device has completed start-up into a valid state. If the part starts into a fault, interrupts will not be sent.



The /INT pin is normally in high impedance and is pulled low for 128 μs when an interrupt condition occurs. When a fault or status change occurs or any other condition that generates an interrupt, a 128-μs pulse (/INT pin pulled down) is sent on /INT to notify the host.

Interrupts can be masked through  $1<sup>2</sup>C$ . If the interrupt condition occurs while the interrupt is masked an interrupt pulse will not be sent. If the interrupt is unmasked while the fault condition is still present, an interrupt pulse will not be sent until the /INT trigger condition occurs while unmasked. Below are a list of interrupts that can be masked through  $I<sup>2</sup>C$ .



#### **Table 8-5. Mask Bit**

#### **8.3.13 External NTC Monitoring (TS)**

#### *8.3.13.1 TS Biasing and Function*

The device can be configured to meet JEITA requirements or a simpler HOT/COLD function only. Additionally, the TS charger control function can be disabled through the TS EN bit. This will only disable the TS charge action but the faults are still reported based on the TS voltage. To satisfy the JEITA requirements, four temperature thresholds are monitored: cold battery threshold, cool battery threshold, warm battery threshold, and hot battery threshold. These temperatures correspond to the VCOLD, VCOOL, VWARM, and VHOT thresholds in the Electrical Characteristics table. Charging and safety timers are suspended when  $V_{TS}$  <  $V_{HOT}$ or  $V_{TS}$  >  $V_{COLD}$ . When  $V_{COOL}$  <  $V_{TS}$  <  $V_{COLD}$ , the charging current is reduced to the value programmed in the TS\_Setting register/bit TS\_ICHG\_0. When  $V_{HOT}$  <  $V_{TS}$  <  $V_{WARM}$ , the battery regulation voltage is reduced by 100 mV or 200 mV based on the value programmed in the TS\_VRCG\_0 bit within the TS\_Setting register.

For devices where the TS function is not needed, tie a 10-k $\Omega$  resistor to the TS pin.

There is an active voltage clamp present on this device which will prevent the voltage on the TSMR pin from rising above the VTS CLAMP threshold. This will particularly be ON when the TSMR pin is floating. The bit TS OPEN STAT is set when this clamp is active. This will also be ON regardless of the TS EN bit. The interrupt is asserted as long as the TS INT mask is not written.

The bits TS HOT/TS COLD, TS WARM, and TS COOL will allow these thresholds to be adjusted. The hysteresis will also move along with these thresholds. When the TS\_WARM condition occurs, the device will lower the battery target regulation voltage by TS\_VRCG but will not modify the VBAT\_CTRL register.

The TS ICHG bit will reduce charging current based on the factor described in the register map when the TSMR pin hits a TS\_COOL condition. The TREG function will still be based on this reduced threshold.

The TS\_VRCG\_0 bit will reduce the charging voltage when the TSMR pin hits the TS\_WARM threshold. The factor will be based on the register map.

When the button is detected as pressed (TSMR pin low) during the charging process, charging will be momentarily suspended until the button is high again. When charging is disabled in any of the TS faults, trickle charging is also disabled. In a TS fault where the current is reduced (COOL), the trickle charging current is not altered.

<span id="page-22-0"></span>

#### **8.3.14 I <sup>2</sup>C Interface**

The BQ21080 device uses a fully compliant <sup>2</sup>C interface to program and read control parameters, status bits, and so on. I<sup>2</sup>C is a 2-wire serial interface developed by Philips Semiconductor (see I<sup>2</sup>C-Bus Specification, Version 2.1, January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pullup structures. When the bus is idle, both SDA and SCL lines are pulled high. All the I<sup>2</sup>C compatible devices connect to the I2C bus through open drain I/O pins, SDA, and SCL. A controller device, usually a micro-controller or a digital signal processor, controls the bus. The controller is responsible for generating the SCL signal and device addresses. The controller also generates specific conditions that indicate the START and STOP of data transfer. A peripheral device receives and transmits data on the bus under control of the controller device.

The BQ21080 works as a peripheral and supports the following data transfer modes, as defined in the I<sup>2</sup>C Bus Specification: standard mode (100 kbps) and fast mode (400 kbps). The interface adds flexibility to the battery charge solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements.

Register contents remain intact as long as VBAT or VIN voltages remains above their respective UVLO levels.

The data transfer protocol for standard and fast modes is exactly the same; therefore, they are referred to as the F/S-mode in this document. The BQ21080 device 7-bit address is 0×6A (shifted 8-bit address is 0xD4).

#### *8.3.14.1 F/S Mode Protocol*

The controller initiates a data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in Figure 8-6. All I2C-compatible devices should recognize a start condition.



**Figure 8-6. START and STOP Condition**

The controller then generates the SCL pulses, and transmits the 8-bit address and the read/write direction bit R/W on the SDA line. During all transmissions, the controller ensures that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse (see Figure 8-7). All devices recognize the address sent by the controller and compare it to their internal fixed addresses. Only the peripheral device with a matching address generates an acknowledge (see [Figure 8-8\)](#page-23-0) by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the controller knows that communication link with a peripheral has been established.



**Figure 8-7. Bit Transfer on the Serial Interface**

The controller generates further SCL cycles to either transmit data to the peripheral (R/W bit 0) or receive data from the peripheral (R/W bit 1). In either case, the receiver needs to acknowledge the data sent by the transmitter. So an acknowledge signal can either be generated by the controller or by the peripheral, depending

<span id="page-23-0"></span>

on which one is the receiver. The 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary. To signal the end of the data transfer, the controller generates a stop condition by pulling the SDA line from low to high while the SCL line is high (see [Figure 8-6\)](#page-22-0). This releases the bus and stops the communication link with the addressed peripheral. All <sup>12</sup>C compatible devices must recognize the stop condition. Upon receipt of a stop condition, all devices know that the bus is released, and wait for a start condition followed by a matching address. If a transaction is terminated prematurely, the controller needs to send a STOP condition to prevent the peripheral I<sup>2</sup>C logic from remaining in an incorrect state. Attempting to read data from register addresses not listed in this section results in FFh being read out.



**Figure 8-8. Acknowledge on the I2C Bus**





# **8.4 Device Functional Modes**

The BQ21080 has four main modes of operation: Battery Mode, Ship Mode, Charge/Adapter Mode when a supply is connected to IN, and Shutdown mode. The table below summarizes the functions that are active for each operation mode.

<b>FUNCTION</b>	<b>CHARGE/ADAPTER MODE</b>	<b>BATTERY MODE</b>	<b>SHIP MODE</b>	<b>SHUTDOWN MODE</b>
Input overvoltage	Yes	Yes	No.	No
Input undervoltage	Yes	Yes	Yes	Yes
<b>Battery overcurrent</b>	Yes, if enabled	Yes	Yes, if enabled	No
Battery undervoltage	Yes	Yes	No.	No
Input DPM	Yes, if enabled	No	No.	No
Dynamic power path management	Yes, if enabled	No	No.	No

**Table 8-6. Function Availability Based on Primary Mode of Operation**

<span id="page-24-0"></span>

# **Table 8-6. Function Availability Based on Primary Mode of Operation (continued)**

# **8.5 Register Maps**

#### **8.5.1 I2C Registers**

Table 8-7 lists the memory-mapped registers for the I2C registers. All register offset addresses not listed in Table 8-7 should be considered as reserved locations and the register contents should not be modified.



Complex bit access types are encoded to fit into small table cells. Table 8-8 shows the codes that are used for access types in this section.



#### **Table 8-8. I2C Access Type Codes**

<span id="page-25-0"></span>

# **8.5.1.1 STAT0 Register (Offset = 0h) [Reset = X]**

STAT0 is shown in Table 8-9.

Return to the [Table 8-7](#page-24-0).

#### **Table 8-9. STAT0 Register Field Descriptions**



#### **8.5.1.2 STAT1 Register (Offset = 1h) [Reset = X]**

STAT1 is shown in Table 8-10.

Return to the [Table 8-7](#page-24-0).





<span id="page-26-0"></span>

#### **Table 8-10. STAT1 Register Field Descriptions (continued)**



#### **8.5.1.3 FLAG0 Register (Offset = 2h) [Reset = X]**

FLAG0 is shown in Table 8-11.

Return to the [Table 8-7](#page-24-0).



#### **Table 8-11. FLAG0 Register Field Descriptions**

#### **8.5.1.4 VBAT\_CTRL Register (Offset = 3h) [Reset = 46h]**

VBAT CTRL is shown in Table 8-12.

Return to the [Table 8-7](#page-24-0).

#### **Table 8-12. VBAT\_CTRL Register Field Descriptions**



#### **8.5.1.5 ICHG\_CTRL Register (Offset = 4h) [Reset = 05h]**

ICHG\_CTRL is shown in [Table 8-13](#page-27-0).

Return to the [Table 8-7](#page-24-0).

<span id="page-27-0"></span>



### **Table 8-13. ICHG\_CTRL Register Field Descriptions**

### **8.5.1.6 CHARGECTRL0 Register (Offset = 5h) [Reset = 2Ch]**

CHARGECTRL0 is shown in Table 8-14.

Return to the [Table 8-7](#page-24-0).

#### **Table 8-14. CHARGECTRL0 Register Field Descriptions**



# **8.5.1.7 CHARGECTRL1 Register (Offset = 6h) [Reset = 56h]**

CHARGECTRL1 is shown in Table 8-15.

Return to the [Table 8-7](#page-24-0).

### **Table 8-15. CHARGECTRL1 Register Field Descriptions**



<span id="page-28-0"></span>



#### **Table 8-15. CHARGECTRL1 Register Field Descriptions (continued)**

# **8.5.1.8 IC\_CTRL Register (Offset = 7h) [Reset = 84h]**

IC\_CTRL is shown in Table 8-16.

Return to the [Table 8-7](#page-24-0).

#### **Table 8-16. IC\_CTRL Register Field Descriptions**



#### **8.5.1.9 TMR\_ILIM Register (Offset = 8h) [Reset = 4Dh]**

TMR\_ILIM is shown in Table 8-17.

Return to the [Table 8-7](#page-24-0).





Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=SLUSF49&partnum=BQ21080)* 29

<span id="page-29-0"></span>



# **Table 8-17. TMR\_ILIM Register Field Descriptions (continued)**

# **8.5.1.10 SHIP\_RST Register (Offset = 9h) [Reset = 11h]**

SHIP\_RST is shown in Table 8-18.

Return to the [Table 8-7](#page-24-0).





# **8.5.1.11 SYS\_REG Register (Offset = Ah) [Reset = 40h]**

SYS\_REG is shown in [Table 8-19.](#page-30-0)

Return to the [Table 8-7](#page-24-0).

<span id="page-30-0"></span>



# **8.5.1.12 TS\_CONTROL Register (Offset = Bh) [Reset = 00h]**

TS\_CONTROL is shown in Table 8-20.

Return to the [Table 8-7](#page-24-0).

# **Table 8-20. TS\_CONTROL Register Field Descriptions**



# **8.5.1.13 MASK\_ID Register (Offset = Ch) [Reset = C0h]**

MASK\_ID is shown in [Table 8-21](#page-31-0).

**[BQ21080](https://www.ti.com/product/BQ21080)**

<span id="page-31-0"></span>

Return to the [Table 8-7](#page-24-0).

### **Table 8-21. MASK\_ID Register Field Descriptions**



<span id="page-32-0"></span>

# **9 Application and Implementation**

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### **9.1 Application Information**

A typical application of the BQ21080 consists of the device configured as an I2C controlled single cell Li-ion battery charger and power path manager or battery applications such as smart watches and wireless headsets. A battery thermistor may be connected to the TS pin to allow the device to monitor the battery temperature and control charging as desired.

The system designer may connect the TS/MR pin input to a push button to send interrupts to the host as a button is pressed or to allow the application end user to reset the system.

#### **9.2 Typical Application**



**Figure 9-1. Typical Application**

#### **9.2.1 Design Requirements**

The design requirements for the following design example are shown in Table 9-1.

#### **Table 9-1. Design Parameters**



#### **9.2.2 Detailed Design Procedure**



#### *9.2.2.1 Input (IN/SYS) Capacitors*

Low ESR ceramic capacitors such as X7R or X5R are preferred for input decoupling capacitors and should be placed as close as possible to the supply and ground pins for the IC. Due to the voltage derating of the capacitors, it is recommended that 25-V rated capacitors are used for the IN and SYS pins which can normally operate at 5 V. After derating the minimum capacitance must be higher than 1 µF.

#### *9.2.2.2 TS*

The ground connection for the NTC must be made as close as possible to the GND pin of the device or kelvin connected to it to minimize any error in TS measurement due to IR drops on the ground board lines.

If the system designer does not wish to use the TS function for charging control, a 10-kΩ resistor must be connected from TS to ground.

#### *9.2.2.3 Recommended Passive Components*



#### **Table 9-2. Passive Components**



#### **9.2.3 Application Curves**



 $C_{IN}$  = 1 µF,  $C_{OUT}$  = 10 µF,  $V_{IN}$  = 5 V,  $V_{OUT}$  = 3.8 V,  $I_{CHG}$  = 10 mA (unless otherwise specified)







**[BQ21080](https://www.ti.com/product/BQ21080)** [SLUSF49](https://www.ti.com/lit/pdf/SLUSF49) – JANUARY 2023









<span id="page-39-0"></span>

# **10 Power Supply Recommendations**

The BQ21080 requires the adapter or IN supply to be between 2.7 V and 5.5 V. The battery voltage must be higher than 3.15 V or  $V_{\text{BUVLO}}$  to ensure proper operation.

<span id="page-40-0"></span>

# **11 Layout**

# **11.1 Layout Guidelines**

- To obtain optimal performance, the decoupling capacitor from IN to GND, the capacitor from SYS to GND and BAT to GND should be placed as close as possible to the device, with short trace runs to IN, SYS, BAT and GND.Have solid ground plane that is tied to the GND bump
- The pushbutton GND should be connected close to the device as possible.
- The high current charge paths into IN, SYS and BAT pins must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces.

### **11.2 Layout Example**



**Figure 11-1. Layout Example**

<span id="page-41-0"></span>

# **12 Device and Documentation Support**

#### **12.1 Device Support**

#### **12.1.1 Third-Party Products Disclaimer**

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### **12.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on [ti.com.](https://www.ti.com) Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **12.3 Support Resources**

TI E2E™ [support forums](https://e2e.ti.com) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use.](https://www.ti.com/corp/docs/legal/termsofuse.shtml)

#### **12.4 Trademarks**

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### **12.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **12.6 Glossary**

[TI Glossary](https://www.ti.com/lit/pdf/SLYZ022) This glossary lists and explains terms, acronyms, and definitions.

<span id="page-42-0"></span>

# **13 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



**YBG0008-C01** 



# **PACKAGE OUTLINE**

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.<br>2. This drawing is subject to change without notice.





# **EXAMPLE BOARD LAYOUT**

# **YBG0008-C01**

# DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.<br>See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).





# **EXAMPLE STENCIL DESIGN**

# **YBG0008-C01**

# DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.





# **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TEXAS** 

### **TAPE AND REEL INFORMATION**

**ISTRUMENTS** 





#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**









# **PACKAGE MATERIALS INFORMATION**

www.ti.com 28-Jan-2023



\*All dimensions are nominal





# **PACKAGE OUTLINE**

# **YBG0008 DSBGA - 0.5 mm max height**

DIE SIZE BALL GRID ARRAY



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



# **EXAMPLE BOARD LAYOUT**

# **YBG0008 DSBGA - 0.5 mm max height**

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



# **EXAMPLE STENCIL DESIGN**

# **YBG0008 DSBGA - 0.5 mm max height**

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



# **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated