




## Pre-Regulator




## VPP LDO



## 5V Boost




Assembly Variants:  
 812: DP83TC812 Ethernet and CAN present. WAKE Controlled by Ethernet (DP83TC812)  
 CAN: DP83TC812 Ethernet and CAN present. WAKE Controlled by CAN (TCAN1043)  
 811: DP83TC811 Ethernet and CAN present. WAKE Controlled by CAN (TCAN1043)



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM orderable	Designed for: Public Release	Mod. Date: 11/1/2022
TID #: TIDA-020047	Project Title: Dual MMIC cascade radar reference design	
Number: TIDA-020047   Rev: 2	Sheet Title:	
SVN Rev: Version control disabled	Assembly Variant: [No Variations]	Sheet: 1 of 17
Drawn By: B. Shaffer	File: Pre_Reg_SchDoc	Size: B
Engineer: B. Shaffer	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	


# PMIC



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM orderable	Designed for: Public Release	Mod. Date: 11/2/2022
TID #: TIDA-020047	Project Title: Dual MMIC cascade radar reference design	
Number: TIDA-020047   Rev. 2	Sheet Title:	
SVN Rev. Version control disabled	Assembly Variant: [No Variations]	Sheet 2 of 17
Drawn By: B. Shaffer	File: PMIC.schdoc	Size: B
Engineer: B. Shaffer	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	

# SOC POWER







Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


Orderable: EVM orderable	Designed for: Public Release	Mod. Date: 11/2/2022
TID #: TIDA-020047	Project Title: Dual MMIC cascade radar reference design	
Number: TIDA-020047   Rev. 2	Sheet Title:	Sheet 3 of 17
SVN Rev. Version control disabled	Assembly Variant: [No Variations]	
Drawn By: B. Shaffer	File: SOC_PWR_SchDoc	Size: B
Engineer: B. Shaffer	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	



# SoC IO



## QSPI FLASH




## SoC SOP

### XTAL DETECT SOP CONFIG

SOP4, SOP3	
40 MHz	00
45.1584 MHz	01
49.152 MHz	10
50 MHz	11

### SOP2, SOP1, SOP0


SOP_MODE1	SCAN/ATPG	010
SOP_MODE2	DEV/FLED/ORBIT	011
SOP_MODE3	THB	000
SOP_MODE4	FUNC	001
SOP_MODE5	DEV MANAGEMENT	101



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM orderable	Designed for: Public Release	Mod. Date: 11/2/2022
TID #: TIDA-020047	Project Title: Dual MMIC cascade radar reference design	
Number: TIDA-020047   Rev. 2	Sheet Title:	Sheet 5 of 17
SVN Rev. Version control disabled	Assembly Variant: [No Variations]	Size: B
Drawn By: B. Shaffer	File: SOC_FLASH_SOP_SchDoc	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>
Engineer: B. Shaffer		


# FRONT END #1 POWER CONNECTIONS



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM orderable	Designed for: Public Release	Mod. Date: 11/2/2022
TID #:	TIDA-020047	Project Title: Dual MMIC cascade radar reference design
Number: TIDA-020047	Rev: 2	Sheet Title:
SVN Rev. Version control disabled	Assembly Variant: [No Variations]	Sheet: 6 of 17
Drawn By: B. Shaffer	File: FE1_PWR_SchDoc	Size: B
Engineer: B. Shaffer	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	

# FRONT END 1




FE1\_FM\_CW\_SYNCOUT and CLKOUT are used for the FE1 and FE2 FM\_CW\_SYNC\_IN

Clock to synchronize PMC to radar comes from "Primary", FE1

nWARM\_RESET is an output from FE1 and in input to SOC

Change to: AWR2243APBGABLQ1  
Change to: AWR2243AB(G)ABLQ1  
Change to: AWR2243ABGABLQ1

SOP_MODE1	'010'	SCAN/ATPG
SOP_MODE2	'011'	DEV/FLEDORBIT
SOP_MODE3	'000'	TBD
SOP_MODE4	'001'	FUNC -> DEFAULT VALUE FOR OUTPUTS
SOP_MODE5	'101'	DEV MANAGEMENT -> FOR FLASHING




Orderable: EVM orderable	Designed for: Public Release	Mod. Date: 11/2/2022
TID #: TIDA-020047	Project Title: Dual IMiC cascade radar reference design	
Number: TIDA-020047   Rev. 2	Sheet Title: XDS110 Interface 1B	
SVN Rev. Version control disabled	Assembly Variant: [No Variations]	Sheet: 7 of 17
Drawn By: B. Shaffer	File: FE1_IO.schdoc	Size: B
Engineer: B. Shaffer	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

# FRONT END #2 POWER CONNECTIONS





Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM orderable	Designed for: Public Release	Mod. Date: 11/1/2022
TID #: TIDA-020047	Project Title: Dual MMIC cascade radar reference design	
Number: TIDA-020047   Rev. 2	Sheet Title:	Sheet 8 of 17
SVN Rev. Version control disabled	Assembly Variant: [No Variations]	
Drawn By: B. Shaffer	File: FE2_PWR_SchDoc	Size: B
Engineer: B. Shaffer	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	





# CAN INTERFACE




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM orderable	Designed for: Public Release	Mod. Date: 11/1/2022
TID #: TIDA-020047	Project Title: Dual IMiC cascade radar reference design	
Number: TIDA-020047   Rev. 2	Sheet Title: CAN Interface	
SVN Rev. Version control disabled	Assembly Variant: [No Variations]	Sheet: 10 of 17
Drawn By: B. Shaffer	File: 2CAN_SchDoc	Size: B
Engineer: B. Shaffer	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	


# ETHERNET

# ETHERNET PHY



## BOOTSTRAP CONFIGURATION PINS

Resistor Values must be changed to change Modes, refer to datasheet for proper values



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


Orderable: EVM orderable	Designed for: Public Release	Mod. Date: 11/1/2022
TID #: TIDA-020047	Project Title: Dual MMIC cascade radar reference design	
Number: TIDA-020047   Rev. 2	Sheet Title:	
SVN Rev. Version control disabled	Assembly Variant: [No Variations]	Sheet: 11 of 17
Drawn By: B. Shaffer	File: Enet_PHY_SchDoc	Size: B
Engineer: B. Shaffer	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	



©Texas Instruments 2022

# ETHERNET CONNECTOR

Green notes are for 811




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM orderable	Designed for: Public Release	Mod. Date: 11/1/2022
TID #: TIDA-020047	Project Title: Dual MMIC cascade radar reference design	
Number: TIDA-020047   Rev. 2	Sheet Title:	
SVN Rev. Version control disabled	Assembly Variant: [No Variations]	Sheet: 12 of 17
Drawn By: B. Shaffer	File: Enet_Conn_SchDoc	Size: B
Engineer: B. Shaffer	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	


# MISC

## ONBOARD TEMP SENSORS

TEMP SENSOR AWAY FROM PMIC  
I2C ADDRESS 1001000x



TEMP SENSOR CLOSE TO PMIC  
I2C ADDRESS 1001001x




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


Orderable: EVM, orderable	Designed for: Public Release	Mod. Date: 11/2/2022
TID #: TIDA-020047	Project Title: Dual IMiC cascade radar reference design	
Number: TIDA-020047   Rev. 2	Sheet Title: XDS110 Interface_1A	
SVN Rev. Version control disabled	Assembly Variant: [No Variations]	Sheet: 13 of 17
Drawn By: B. Shaffer	File: Temp.schdoc	Size: B
Engineer: B. Shaffer	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	

# Connectors


## 60 PIN DEBUG CONNECTOR




## UART Test Pins



## Off Board Emulator




## Power Reference Connector



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM orderable	Designed for: Public Release	Mod. Date: 11/2/2022
TID #: TIDA-020047	Project Title: Dual MMIC cascade radar reference design	
Number: TIDA-020047   Rev: 2	Sheet Title:	Sheet: 14 of 17
SVN Rev: Version control disabled	Assembly Variant: [No Variations]	Size: B
Drawn By: B. Shaffer	File: Connectors.schdoc	http://www.ti.com
Engineer: B. Shaffer	Contact: http://www.ti.com/support	©Texas Instruments 2022

# Clock Distribution



Digital SYNC from FE1 or SOC is buffered and led into FE1 and FE2

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM orderable	Designed for: Public Release	Mod. Date: 11/2/2022
TID #: TIDA-020047	Project Title: Dual MMIC cascade radar reference design	
Number: TIDA-020047   Rev. 2	Sheet Title: PMIC	
SVN Rev. Version control disabled	Assembly Variant: [No Variations]	Sheet: 15 of 17
Drawn By: B. Shaffer	File: Clock_Buff_SchDoc	Size: B
Engineer: B. Shaffer	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	










PCB Number: TIDA-020047  
PCB Rev: E2

PCB LOGO  
FCC disclaimer

PCB LOGO  
WEEE logo

PCB LOGO  
ESD Susceptible

Shunt Table		
Shunt	Pinheader	Contacts
Z1	P2	1-2
Z2	J7	2-3
Z3	J6	1-2



Variant/Label Table	
Variant	Label Text
CAN WITH 812	CAN WITH 812
CAN WITH 811	CAN WITH 811
812 WITH CAN	812 WITH CAN



LBL1  
PCB Label  
THF-14-423-10  
Size: 0.65" x 0.20"

ZZ1  
Label Assembly Note  
This Assembly Note is for PCB labels only

ZZ2  
Assembly Note  
These assemblies are ESD sensitive, ESD precautions shall be observed.

ZZ3  
Assembly Note  
These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.

ZZ4  
Assembly Note  
These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM, orderable	Designed for: Public Release	Mod. Date: 11/2/2022
TID #:	TIDA-020047	Project Title: Dual IMIC cascade radar reference design
Number: TIDA-020047   Rev: 2	Sheet Title: Hardware	Assembly Variant: [No Variations]
SVN Rev. Version control disabled	Drawn By: B. Shaffer	File: Hardware_SchDoc
Engineer: B. Shaffer	Contact: http://www.ti.com/support	Sheet: 17 of 17   Size: B



©Texas Instruments 2022

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2022, Texas Instruments Incorporated