

# ADC12QJ1600-SEP Production Flow and Reliability Report



## ABSTRACT

This report presents the reliability and qualification results for the ADC12QJ1600-SEP, a radiation-hardness-assured (RHA), 30-krad, 12-bit, quad 1.6-GSPS Analog-to-Digital Converter (ADC). The ADC12QJ1600-SEP is manufactured with a controlled baseline and features the following compared to commercial-grade devices:

- An extended product life cycle
- Controlled baseline: one fab, assembly and test site
- Product traceability
- Lot-acceptance testing

## Table of Contents

<b>1 Texas Instruments Space-Enhanced Product Qualification and Reliability Report</b> .....	<b>2</b>
<b>2 Space-Enhanced Product Production Flow</b> .....	<b>2</b>
2.1 Device Introduction.....	2
2.2 ADC12QJ1600-SEP Space-Enhanced Product Production Flow.....	3
<b>3 Device Qualification</b> .....	<b>4</b>
<b>4 Outgas Test Report</b> .....	<b>5</b>

## List of Figures

Figure 2-1. ADC12QJ1600-SEP Space-Enhanced Product Production Flow Chart.....	3
---	---

## List of Tables

Table 3-1. Space-Enhanced Products New Device Qualification Matrix.....	4
Table 4-1. Outgas Test Results.....	5

## Trademarks

All trademarks are the property of their respective owners.

# 1 Texas Instruments Space-Enhanced Product Qualification and Reliability Report

Texas Instruments' qualification testing is a risk mitigation process that is engineered to verify device longevity in customer applications. Wafer fabrication process and package level reliability are evaluated in a variety of ways that can include accelerated environmental test conditions with subsequent derating to actual use conditions. Manufacturability of the device is evaluated to verify a robust assembly flow and verify continuity of supply to customers.

## 2 Space-Enhanced Product Production Flow

### 2.1 Device Introduction

The ADC12QJ1600-SEP is a radiation-tolerant device in an organic flip-chip package that is designed for space applications. The 10 × 10mm 144ALR package utilizes eutectic tin-lead (SnPb) die-bumps and external SnPb BGA balls. The device was verified as single event latch-up (SEL) immune to 43MeV × cm<sup>2</sup>/ mg at a junction temperature of 125°C. The ADC12QJ1600-SEP is manufactured with TI's internal 65nm CMOS C021.A process.

Each fabrication lot is tested according to the MIL-STD-883 requirements for Radiation Lot Acceptance Testing (RLAT) up to 30krad(Si) and each assembly and test lot follows the process flow shown in [Figure 2-1](#). To verify the quality of ADC12QJ1600-SEP, the device has been tested and qualified to meet space-grade requirements for VLEO, LEO, and MEO missions. See [Section 3](#) for further details.

## 2.2 ADC12QJ1600-SEP Space-Enhanced Product Production Flow




Figure 2-1. ADC12QJ1600-SEP Space-Enhanced Product Production Flow Chart

### 3 Device Qualification

The following is the device qualification summary.

#### Qualification by Similarity (Qualification Family)

A new device can be qualified either by performing full scale quality and reliability tests on the actual device or using previously qualified device(s) through *Qualification by Similarity* (QBS) rules. By establishing similarity between the new device and those qualified previously, repetitive tests are eliminated, allowing for timely production release. When adopting QBS methodology, the emphasis is on qualifying the differences between a previously qualified product and the new product under consideration.

**Table 3-1. Space-Enhanced Products New Device Qualification Matrix**

Note that qualification by similarity ( <i>qualification family</i> ) per JEDEC JESD47 is allowed.				
Description	Condition	Sample Size Used and Rejects	Lots Required	Test Method
Electromigration	Maximum Recommended Operating Conditions	N/A	N/A	Per TI Design Rules
Electrical Characterization	TI Data Sheet	30	1	N/A
Electrostatic Discharge Sensitivity	HBM	3 units / voltage	1	JS-001
	CDM			JS-002
Latch-up	Per Technology	3/0	1	EIA/JESD78
Physical Dimensions	TI Data Sheet	5/0	1	EIA/JESD22- B100
Thermal Impedance	Theta-JA on board	Per Pin-Package	N/A	Modelling
Bias Life Test	125°C / 1000 hours or equivalent	77/0	1	JESD22-A108*
Temperature Humidity Bias	85°C / 85% / 1000 hours	77/0	1	JESD22-A110*
Extended THB	85°C / 85% / 2600 hours (for reference)	77/0	1	JESD22-A110*
Unbiased HAST	110°C / 85% / 528 hours	77/0	1	JESD22-A.118*
Temperature Cycle	-55°C to +125°C non-biased for 1000 cycles	77/0	1	JESD22-A104*
High Temperature Storage Life	150°C, 1000 hours	77/0	1	JESD22-A103*
Solderability	22 leads, min 3 devices, 245C +5C	22/0	1	J-STD-002
Flammability	Method A / Method B	5/0	1	UL 94V0, Method A
Radiation Response Characterization	Total Ionization Dose (TID)	Two units / dose level	1	MIL-STD-883/Method 1019
Radiation Response Characterization	Single Event Latch-up (SEL)	3	1	MIL-STD-883/Method 1019
RLAT	Radiation Lot Acceptance Testing	5/0		MIL-STD-883/Method 1019
Outgassing Characterization, packaged unit	TML (Total Mass Lost)≤1%, CVCM (Collected Volatile Condensable material) ≤= 0.1%	5/0	1	ASTM E595

\*Precondition performed per JEDEC Std. 22, Method A112/A113.

## 4 Outgas Test Report

Outgassing test was performed on five units. A total mass loss (TML) of 1.00% and collected volatile condensable material (CVCM) of 0.10% were used as screening levels for rejection of spacecraft materials. The outgas test was performed in a vacuum environment of less than  $5 \times 10^{-5}$  torr according to ASTM-E-595, for a duration of 24 hours, at 125°C. The TML and CVCM were measured after the test.

**Table 4-1. Outgas Test Results**

SAMPLE	TML < 1.0%	CVCM < 0.1%
ADC12QJ1600ALRSEP	PASS	PASS

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2025, Texas Instruments Incorporated