

## デザイン・ガイド: TIDA-050035

# カメラ PMIC 搭載、スケーラブルな車載 2MP カメラ・モジュールのリファレンス・デザイン



### 概要

このリファレンス・デザインは、ADAS (先進運転支援システム) や他のビジョン・アプリケーション向けの小型でスケーラビリティの高いカメラ・モジュールを提示します。1 個の 2 メガピクセル (2MP) のイメージャに、1 個の 4Gbps シリアライザと 1 個の 4 チャンネル・パワー・マネージメント IC (PMIC) を組み合わせています。このカメラ・モジュールは、2 枚の基板を使用する設計で、アプリケーションに応じてさまざまなイメージ・センサで電源とシリアライザの各コンポーネントのフレキシビリティとスケーラビリティを実現する方法を示します。4Gbps シリアライザは、FPD-Link III SerDes テクノロジーを採用しており、非圧縮ビデオ・データをリモートのシステム・オン・チップ (SoC) またはマシン・ビジョン処理システムに送信できます。1 本のケーブルを使用して、双方向の制御信号と POC (power-over-coaxial、同軸ケーブル経由の電力伝送) をカメラ・モジュールに伝送することも可能です。カメラ PMIC は、3 個の降圧コンバータと、プログラマブル出力電圧やシーケンシングに対応した 1 個の LDO レギュレータを統合しており、フレキシビリティと放熱性能を重視して最適化された小型設計を実現できます。スーパーバイザと他の監視機能を各レールに搭載しているので、部品点数の低減とフォーム・ファクタ全体の小型化をさらに推進できます。

### リソース

[TIDA-050035](#)

デザイン・フォルダ

[DS90UB953-Q1](#)

プロダクト・フォルダ

[TPS650330-Q1](#)

プロダクト・フォルダ




[Search Our E2E™ support forums](#)

### 特長

- 電源とシリアライザの PCB (プリント基板) は、各種イメージ・センサとの互換性を確保できる 20mm x 20mm のサイズ
- 高効率で低ノイズの電源
- 4Gbps の DS90UB953-Q1 デバイスを採用した高解像度のカメラ・アプリケーション
- ON Semi®の 2.6MP AR0233 イメージ・センサにより、フル HD、AD 13 ビット、MIPI® 4 レーン、RAW24、RAW20、RAW16、RAW14、RAW12 を実現
- デジタル・ビデオ、電力供給、制御、診断用に Rosenberger®の FAKRA 同軸コネクタを 1 個実装
- 追加診断機能により ASIL アプリケーションに対応

### アプリケーション

- 処理なしのカメラ・モジュール
- ミラー代替 / カメラ・ミラー・システム
- サラウンド・ビュー・システムの ECU
- リア・カメラ






使用許可、知的財産、その他免責事項は、最終ページにあるIMPORTANT NOTICE (重要な注意事項)をご参照くださいますようお願いいたします。

## 1 System Description

Many automotive applications require small form factors that enable compact, modular, and remote systems. The growing demand for automotive vision systems also requires the flexibility of system components to meet the requirements of various image sensors to reduce the camera module design cycle and time-to-market. This reference design address both of these needs by including a 2-megapixel imager, 4-Gbps serializer, and four-channel PMIC within two 20-mm x 20-mm circuit boards. The power and serializer base board is the same design used in the [Automotive 2-MP camera module reference design for DMS and other camera modules](#). The only connection required by the system is a single, 50-Ω coaxial (coax) cable. A combined signal with DC power, the FPD-Link front and back channels enter the board through the FAKRA coax connector. In the POC filter of [Figure 1](#), the ferrite beads (L6, L7, L8) block the FPD-Link forward channel while the 10 μH inductor (L5) blocks the back channel, allowing the DC voltage to be extracted.

**Figure 1. POC Filter Schematic**



The DC portion of the signal is connected to the input of the TPS650330-Q1 PMIC. A dedicated mid-voltage buck regulator converts this to an intermediate 3.5 V. The two low-voltage buck regulators provide a dedicated 1.2 V for the imager and a dedicated 1.8 V shared by both the imager and serializer. An integrated high-power-supply-rejection-ratio (PSRR), low-noise LDO provides a clean, 2.8-V analog supply for the imager. The high-frequency portion of the signal is connected directly to the serializer. This is the path that the video data and control back channel take between the serializer and deserializer.

The output of the imager is connected through a four-lane MIPI® CSI-2 interface to the serializer. The serializer itself transmits this video data over a single, low-voltage-differential-signaling (LVDS) pair. In this reference design, the negative output (D-) is terminated, resulting in a single-ended data connection to the deserializer on the other side of the coax cable.

The same coax cable is used to transmit the FPD-Link forward and back channels. The forward channel runs at 4 Gbps and provides video payload data and I2C control information from the serializer to the deserializer. The back channel runs at 50 Mbps and provides clock, I2C, and GPIO information from the deserializer to the serializer. In addition to the serializer, the back channel can also be used to configure the imager and the PMIC.

## 1.1 Key System Specifications


表 1. Key System Specifications

PARAMETER	COMMENTS	MIN	TYP	MAX	UNIT
$V_{IN}$	Power over coax (POC)	5	12	18.3	V
$P_{TOTAL}$	Total power consumption	-	0.6	1.2	W
PCB Area	Applies to each board	-	-	20 × 20	mm <sup>2</sup>

## 2 System Overview

### 2.1 Block Diagram

図 2. TIDA-050035 Block Diagram



## 2.2 Design Considerations

The following subsections discuss the considerations behind the design of each subsection of the system.

### 2.2.1 PCB and Form Factor

The goal of this design is to combine the flexibility of a two-board solution within a compact area of 20 mm x 20 mm. The lens mounting on the imager board and FAKRA connector on the power and serializer board all fit within this area. [Figure 3](#) and [Figure 4](#) show the base board 3D PCB views and [Figure 5](#) and [Figure 6](#) show the imager board 3D PCB views.

Figure 3. 3D PCB Base Board (Top)




Figure 4. 3D PCB Base Board (Bottom)




Figure 5. 3D PCB Imager Board (Top)






Figure 6. 3D PCB Imager Board (Bottom)




☒ 7 and ☒ 8 show 3D PCB views of the assembled boards.

☒ 7. 3D PCB Assembled Boards (Side View)



☒ 8. 3D PCB Assembled Boards (Angled View)



## 2.2.2 Power Supply Design

### 2.2.2.1 POC Filter

One of the most critical portions of a design that uses POC is the filter circuitry. The goal is twofold:


1. Deliver a clean DC supply to the input of the switching regulators
2. Protect the FPD-Link communication channels from noise-coupled backwards from the rest of the system

The DS90UB953-Q1 and DS90UB960-Q1 serializer/deserializer (SerDes) devices used in this system communicate over two carrier frequencies, 2 GHz at full speed (forward channel) and a lower frequency of 25 MHz (back channel) determined by the deserializer device. The filter must attenuate this rather large band spanning both carriers, hoping to pass only DC. For the POC design, to enable the forward channel and back channel to pass uninterrupted over the coax, an impedance of  $> 1 \text{ k}\Omega$  across the 25-MHz to 2.2-GHz bandwidth is required. To accomplish this, an inductor is typically chosen for filtering the 10-MHz to 1-GHz range, while a ferrite bead is chosen for filtering the 1- to 2.2-GHz frequency band. This complete filter is shown by L2 in ☒ 9. L1 is the same inductor for the POC filter on the deserializer side. In this camera design, it is imperative that this filter has the smallest footprint allowable. To accomplish this, the LQH3NPZ100MJRL 10- $\mu\text{H}$  inductor is chosen because it has a wide band impedance that filters from 10 MHz to 1 GHz. This eliminates the need for a solution that would typically require two inductors, one for the lower frequency and another for the higher frequency.

This reference design uses three 1.5-k $\Omega$  ferrite beads in series with the 10- $\mu$ H inductor to bring the impedance above 1 k $\Omega$  across the 1- to 2.2-GHz range. This design uses three 1.5-k $\Omega$  ferrite beads because when in operation, the current through these devices reduces the effective impedance. Therefore, three ferrite beads instead of two allows for more headroom across the whole frequency band. For good measure, this design uses a 4-k $\Omega$  resistor in parallel with the 10- $\mu$ H inductor to provide a constant impedance across the complete frequency band for impedance smoothing. With this approach, the solution size can be minimized onboard for the POC inductor filtering. For more details, see the [Power Over Coax Design Guidelines for DS90UB953-Q1 application report](#).

Lastly, in regard to filtering, ensuring that the FPD-Link signal is uninterrupted is just as important as providing a clean, noise-free DC supply to the system. To achieve this, AC coupling capacitors of 0.033  $\mu$ F and 0.015  $\mu$ F are chosen to ensure the high-speed AC data signals are passed through, but the DC is blocked from getting on the data lines.

図 9. Power Over Coax



### 2.2.2.2 Power Supply Considerations

This reference design targets automotive applications, so there are several requirements that shape the design choices:

- The board area must be minimized to 20 mm × 20 mm. A fully-integrated PMIC power solution minimizes the external component count, making this requirement easier to achieve.
- Switching frequencies must be lower than 540 kHz or higher than 1700 kHz to avoid interfering with the AM radio band. Choosing a higher switching frequency prevents harmonics encroaching in the AM band and allows for smaller external components to aid the board area requirements.
- All devices must be AEC Q100-Q1 rated.

The system input voltage is a pre-regulated, 12-V supply over coax. As the PMIC integrates supervisors and monitoring, the only system components requiring power are the imager, serializer, and oscillator. [表 2](#) shows the typical power consumption of these devices:



**表 2. System Power Budget**

PARAMETER	VOLTAGE (V)	CURRENT (mA)	POWER (mW)
Imager	2.8	29	81
	1.8	1	2
	1.2	187	224
Serializer	1.8	160	290
	1.8	6	11
Total	2.8	29	81
	1.8	167	300
	1.2	187	224

### 2.2.2.2.1 Choosing External Components

For an initial evaluation, assume the buck regulators required to provide 1.8-V and 1.2-V have efficiencies of 90% for the operating conditions listed in 表 2. The efficiency of the LDO is simply calculated as 80% with 式 1:

$$\eta_{\text{LDO}} = \frac{V_{\text{OUT}}}{V_{\text{IN}}} \quad (1)$$

式 2, which calculates the input power of a converter as a function of the output power and efficiency, is used to calculate the system and Buck 1 output currents.

$$P_{\text{IN}} = V_{\text{IN}} \times I_{\text{IN}} = \frac{P_{\text{OUT}}}{\eta} \quad (2)$$

$$I_{\text{OUT},1} = \frac{\frac{P_{\text{OUT},2}}{\eta_2} + \frac{P_{\text{OUT},3}}{\eta_3} + \frac{P_{\text{OUT,LDO}}}{\eta_{\text{LDO}}}}{V_{\text{OUT},1}} = 195 \text{ mA} \quad (3)$$

表 3 shows the load capability of each regulator compared to the requirements of the camera module. The TPS650330-Q1 device is capable of supplying the system power with plenty of margin to account for variations between typical and maximum current consumption.

**表 3. TPS650330-Q1 Capabilities versus System Requirements**

REGULATOR	OUTPUT VOLTAGE (V)	MAXIMUM CURRENT (mA)	REQUIRED CURRENT (mA)
Buck 1	3.5	1500	195
Buck 2	1.8	1200	167
Buck 3	1.2	1200	187
LDO	2.8	300	29



After determining that the TPS650330-Q1 device is suitable based on the power requirements, the external components can be chosen quickly based on the data sheet recommendations, simplifying the design process. These recommendations are shown in 図 10 and 表 4.

図 10. Typical Application




表 4. TPS650330-Q1 Recommended Components

COMPONENT	DESCRIPTION	VALUE	UNIT
Buck 1			
C <sub>PVIN_B1</sub>	Buck 1 input capacitor	10	uF
L <sub>SW_B1</sub>	Buck 1 inductor	1.5	uH
C <sub>OUT_B1</sub>	Buck 1 output capacitor	10	uF
Buck 2			
C <sub>PVIN_B2</sub>	Buck 2 input capacitor	10	uF
L <sub>SW_B2</sub>	Buck 2 inductor	1.0	uH
C <sub>OUT_B2</sub>	Buck 2 output capacitor	10	uF
Buck 3			
C <sub>PVIN_B3</sub>	Buck 3 input capacitor	10	uF
L <sub>SW_B3</sub>	Buck 3 inductor	1.0	uH
C <sub>OUT_B3</sub>	Buck 3 output capacitor	10	uF
LDO			
C <sub>PVIN_LDO</sub>	LDO input capacitor	1.0	uF
C <sub>OUT_LDO</sub>	LDO output capacitor	2.2	uF

### 2.2.2.2 Choosing the Buck 1 Inductor

For maximum design flexibility, the TPS650330-Q1 device on this design uses a TDK Corporation® TFM201610ALMA1R5MTAA, which has a rated current of 2.3 A and a DC resistance maximum of 110 mΩ. The large current rating ensures compatibility of the power and serializer base board with higher-power imager boards. Additionally, this inductor has an operating temperature of -55°C to 150°C in a very small 2.0-mm × 1.6-mm package.

Although 1.5 uH was chosen for this design to balance size and performance, a 2.2-uH inductor can also be used to reduce the inductor current ripple. If another inductor is desired, the minimum inductor saturation current must be derived to choose an appropriate inductor for the design. This is the combination of the steady-state supply current as well as the inductor ripple current. To ensure flexibility of the power and serializer base board to higher power image sensors, the inductor should be chosen based on the regulator's maximum output current. Calculate inductor ripple current with 式 4:

$$\Delta I_{L(\max)} = V_{\text{OUT}} \times \left( \frac{1 - \frac{V_{\text{OUT}}}{V_{\text{IN}(\max)}}}{L_{(\min)} \times f_{\text{sw}}} \right)$$

where

- $\Delta I_{L(\max)}$  is the maximum peak-to-peak inductor ripple current
  - $L_{(\min)}$  is the minimum effective inductor value
  - $f_{\text{sw}}$  is the actual PWM switching frequency
- (4)

The parameters for Buck 1 of this reference design are:

- $V_{\text{OUT}} = 3.5 \text{ V}$
- $V_{\text{IN}(\max)} = 18.3 \text{ V}$
- $L_{(\min)} = 1.5 \text{ uH}$
- $f_{\text{sw}} = 2.3 \text{ MHz}$

These parameters yield an inductor ripple current of  $\Delta I_L = 820 \text{ mA}$ . Assuming a maximum load current of 1.5 A, 式 5 can be used to calculate a minimum saturation current of 1.9 A.

$$L_{\text{SAT}} \geq I_{\text{OUT, (MAX)}} + \frac{\Delta I_{L(\text{MAX})}}{2}$$
(5)

### 2.2.2.3 Choosing the Buck 2 and Buck 3 Inductors

As with Buck 1, the Buck 2 and Buck 3 inductors were chosen to maximize design flexibility with the TDK Corporation® TFM201610ALMA1R0MTAA, which has a current rating of 3.1 A and a DC resistance of 60 mΩ. This inductor also has an operating temperature of -55°C to 150°C in a very small 2.0-mm × 1.6-mm package.

If a different inductor is desired, Buck 2 and Buck 3 have a recommended inductor value of 1.0 μH. When selecting a component, it is important to verify the DC resistance and saturation current. The DC resistance of the inductance influences the efficiency of the converter directly — lower DC resistance is directly proportional to efficiency. The saturation requirement of the inductor is determined by combining the steady-state supply current and the inductor ripple current. The current rating must be sufficiently high but minimized as much as possible to reduce the physical size of the inductor. Calculate the inductor ripple current using 式 4.

The parameters for the Buck 2 1.8-V rail are:

- $V_{\text{OUT}} = 1.8 \text{ V}$
- $V_{\text{IN}(\max)} = 3.5 \text{ V}$

- $L_{(min)} = 1.0 \text{ uH}$
- $f_{sw} = 2.3 \text{ MHz}$

These parameters yield an inductor ripple current of  $\Delta I_L = 380 \text{ mA}$ . Assuming a maximum load current of 1.2 A, 式 5 can be used to calculate a minimum saturation current of 1.4 A.

The parameters for the Buck 3 1.2-V rail are:

- $V_{OUT} = 1.2 \text{ V}$
- $V_{IN(max)} = 3.5 \text{ V}$
- $L_{(min)} = 1.0 \text{ uH}$
- $f_{sw} = 2.3 \text{ MHz}$

These parameters yield an inductor ripple current of  $\Delta I_L = 343 \text{ mA}$ . Assuming a maximum load current of 1.2 A, 式 5 can be used to calculate a minimum saturation current of 1.4 A.

#### 2.2.2.2.4 Functional Safety

The TPS650330-Q1 device has integrated supervisors in addition to temperature and current monitoring, allowing utilization in applications requiring functional safety. The interrupt pin or status bit of this PMIC can be used to detect when certain fault conditions have occurred, at which point a local or remote MCU or processor can query the fault mechanism through I2C and take the appropriate action. The TPS650330-Q1 also has several pin compatible variants with additional safety features to enable functional safety applications. This enables the scalability of this design to camera applications with more stringent safety requirements.

### 2.3 Highlighted Products

This reference design uses the following TI products:

- DS90UB953-Q1: the serializer portion of a chipset that offers a FPD-Link III interface with a high-speed forward channel and a bidirectional control channel for data transmission over a single coax cable or differential pair. This chipset incorporates differential signaling on both the high-speed forward channel and bidirectional control channel data paths. The serializer and deserializer pair is targeted for connections between imagers and video processors in an electronic control unit (ECU).
- TPS650330-Q1: an automotive-qualified, four-channel PMIC optimized for camera applications. The device integrates three buck converters and one LDO, along with overvoltage and undervoltage supervisors for each voltage rail. A high, fixed PWM 2.3-MHz switching frequency enables the use of small inductors with a fast transient response. The low-noise, high-PSRR LDO provides an output voltage option for sensitive analog circuits. The output voltage and sequencing settings, along with other operational settings are programmable through I2C for compatibility with a variety of imagers without the need for any additional components.

#### 2.3.1 DS90UB953-Q1

Using a serializer to combine 12-bit video with a bidirectional control signal onto one coax or twisted pair greatly simplifies system complexity, cost, and cabling requirements. The CSI-2 input of the DS90UB953Q1 device mates well with the MIPI CSI-2 video output of the AR0233 imager. Once combined with the filters for the POC, video, I2C control, diagnostics, and power can all be transmitted on a single inexpensive coax cable. For more information on the cable itself, see the [Cable requirements for the DS90UB913A and DS90UB914A application report](#).

### 2.3.2 TPS650330-Q1

To minimize form factor, a PMIC is selected to provide the power, supervision, and sequencing requirements for the system. A power topology consisting of three buck regulators and one LDO provides a balance between power efficiency and noise performance. The BUCK1 stepdown converter has an input voltage range up to 18.3 V for connections to POC. The 2.3-MHz operating frequency of all three switching converters is beneficial for two reasons: it avoids the especially sensitive frequencies of image sensor circuits (typically 1 MHz or less) and it avoids interfering in the AM radio band for automotive applications. An integrated Spread Spectrum Clock (SSC) enables robust EMI performance. The low-noise, high-PSRR LDO of the PMIC can provide up to 300 mA of current with a tight output voltage tolerance ( $\pm 1\%$ ) appropriate for the analog voltage rail requirements in ADAS camera applications. The PMIC offers programmable output voltages and sequencing, allowing the same power and serializer design to be reused with a variety of imagers. A small form factor, integrated monitoring features, and programmability make this device a very attractive candidate for designs that need to be expedited or scaled for future applications.

## 2.4 System Design Theory

The main design challenges to consider for automotive cameras are size, ease of use, and thermal efficiency. Automotive cameras are often placed in remote regions of the vehicle where area is limited, requiring an overall compact solution. Because of this, the system is designed around having the lowest number of components with a fully-integrated PMIC power solution. The ease of use and design flexibility offered by a PMIC solution is also critical to enable a single platform design and reduce development time as ADAS applications continue to grow. The DS90UB953-Q1 and TPS650330-Q1 additionally both provide compatibility with a wide range of imagers. The choice of a two-board solution highlights this capability, as the power and serializer base board can be reused with different imager boards depending on the camera application. Lastly, the small size and remote placement of these cameras increases their susceptibility to heat. A power-efficient system is crucial to preserve the image quality in these conditions. The TPS650330-Q1 device is optimized for efficiency with a three-buck and one-LDO regulator topology, enabling the support of medium- and high-quality imagers without sacrificing thermal performance. Due to the impact of thermals on the system performance, it is important to calculate total system efficiency as part of the design process. From the Buck 1 output power in 表 3, the TPS650330-Q1 efficiency is about 80%. Using this value, 式 2 calculates a system input power of about 900 mW. 式 6 can then be used with the output power of Buck 2, Buck 3, and the LDO to calculate the overall system efficiency.

$$\eta_{\text{SYSTEM}} = \frac{P_{\text{OUT}}}{P_{\text{IN}}} = \frac{(P_{\text{OUT},2} + P_{\text{OUT},3} + P_{\text{OUT,LDO}})}{P_{\text{IN},1}} = 70\% \quad (6)$$

### 3 Hardware, Software, Testing Requirements, and Test Results

#### 3.1 Required Hardware and Software

This reference design requires only one connection to a system with a compatible deserializer over the FAKRA connector as [Figure 11](#) shows. This camera module is compatible with both the [Rugged Vision Platform \(RVP\)](#) and [automotive starter kit from D3 Engineering™](#).


**Figure 11. Board Image**



##### 3.1.1 Video Output Hardware Setup

[Figure 12](#) shows the test setup to stream video output with this reference design. This reference design includes an AR0233 image sensor, which connects to the DS90UB953-Q1 serializer over CSI-2 and I2C interfaces. The DS90UB953-Q1 serializer then connects through POC to a DS90UB960-Q1 quad deserializer. For the test setup, only one channel is used from the DS90UB960-Q1 device. To enable video output from the DS90UB960-Q1 device, the RVP or starter kit writes all of the back channel I2C setting configurations for the AR0233, DS90UB953-Q1, and DS90UB960-Q1 devices. When these are completed, Vision SDK software enables video output to an HDMI-connected monitor.

図 12. Test Setup



### 3.2 Testing and Results

#### 3.2.1 Test Setup

The setup used to verify power supply functionality is the same as that used to verify video output shown in [Figure 12](#).

##### 3.2.1.1 Power Supplies Startup

To verify the power supply sequencing and startup behavior, each voltage rail output from the TPS650330-Q1 device was measured after applying power over coax to the system.

##### 3.2.1.2 Power Supply Startup - 1.8-V Rail and Serializer PDB Setup

The PDB reset signal of the DS90UB953-Q1 device is connected directly to the nRSTOUT pin of the TPS650330-Q1 device. With the integrated sequencing capabilities of the PMIC, this ensures that the PDB reset line goes high after the 1.8-V supply is stable, eliminating the need for an external RC network.


#### 3.2.2 Test Results

The following sections show the test data from verifying the functionality of the camera design.

##### 3.2.2.1 Power Supplies Start Up

[Figure 13](#) shows the start-up behavior for the 3.5-V, 1.8-V, 1.2-V (DVDD), and 2.8-V (AVDD) rails.


**Figure 13. Point-of-Load Power Supply Start Up**





☒ 14 shows the delay requirement between the 1.8-V rail and PDB reset line (NRST) is met.

☒ 14. Serializer Power-Up Sequence



### 3.2.2.2 Power Supply Output Voltage Ripple

To achieve a quality output video stream, the output voltage ripple on the AR0233 and DS90UB953-Q1 supplies must be low so that it does not affect the integrity of the high-speed CSI-2 data and internal PLL clocks. [Figure 15](#) through [Figure 18](#) shows the measurements for 3.5-V, 1.8-V, 1.2-V, and 2.8-V rails while the camera is streaming video. The measured peak-to-peak ripple voltages are 0.3%, 0.3%, 0.7%, and 0.3% respectively. The  $\pm 1\%$  voltage accuracy on each rail, even with load transients introduced by the operation of the imager and serializer, allows for the video output to be successfully transmitted.

Figure 15. Output Voltage Ripple: 3.5 V




Figure 16. Output Voltage Ripple: 1.8 V




Figure 17. Output Voltage Ripple: 1.2 V





Figure 18. Output Voltage Ripple: 2.8 V



### 3.2.2.3 Power Supply Load Currents

表 5 shows the currents measured for each supply voltage in this reference design. Measurements were taken with the camera streaming 1080p resolution at 60 frames per second (fps). The power consumption corresponds to an overall system efficiency of 67%, close to the 70% derived in 2.4. The measured efficiency is slightly lower because the current consumption of the 1.2-V rail was only 58 mA, much lower than the expected value of 187 mA. For a buck regulator in forced PWM operation, lower output currents will decrease efficiency due to the increase in switching power losses.

表 5. Measured Current of Each Supply Voltage

VOLTAGE RAIL (V)	MEASURED CURRENT (mA)
12	53
3.5	142
2.8	26
1.8	157
1.2	58

### 3.2.2.4 Video Output

図 19 shows an output frame from the camera module while operating at 1080p, 60 fps. For this imager, the output format of the D3 Engineering RVP is 12-bit YUV420 YV12.

図 19. Camera Module Video Output



## 4 Design Files

### 4.1 Schematics

To download the schematics, see the design files at [TIDA-050035](#).

### 4.2 Bill of Materials


To download the bill of materials (BOM), see the design files at [TIDA-050035](#).

### 4.3 PCB Layout Recommendations

#### 4.3.1 PMIC Layout Recommendations

The PMIC portion of the layout requires careful consideration to minimize both PCB area and noise. As EMI is a critical concern in automotive systems, the TPS650330-Q1 device includes a spread spectrum feature to reduce conducted and radiated emissions, allowing more flexibility with placement and layout for space-constrained applications. However, it is still recommended to follow as many best practices as possible. This includes minimizing the area traveled by switching currents between buck regulator input capacitor, inductor, and output capacitor with tight component placement and minimal return path to the PMIC thermal pad. [Figure 20](#) shows an example of this for Buck 2.

**Figure 20. Buck 2 Layout Considerations**



For the LDO, separation of input and output capacitor ground planes will reduce noise coupling from the 3.5-V switching rail to the sensitive 2.8-V analog rail. To further reduce noise coupling, the dedicated AGND pin of the PMIC is connected to the ground plane on an internal layer with a via, rather than directly to the noisier thermal pad on the top layer.

### 4.3.2 PCB Layer Stackup

☒ 21 shows the 8-layer stackup used for the PMIC and serializer board. Two signal layers are required due to the complex routing requirements introduced by I2C, GPIO, clock, and control signals between the PMIC, serializer, and header, which provide an interface with the imager. The separation between planes carrying high-speed CSI data lines should be selected to ensure a characteristic differential impedance of  $100\ \Omega \pm 10\%$ . ☒ 22 shows the 6-layer stackup for the imager board. This has similarly been designed around the target differential impedance of the CSI-2 traces.

☒ 21. Eight-Layer Stackup PMIC and Serializer Board

#	Name	Material	Type	Weight	Thickness	Dk	Top Ref	Bottom Ref	Width	Etch	Gap	Z	Z Dev...	Tp
<b>Top Overlay</b>														
<b>Top Solder</b> Solder Resist Solder Mask 0.4mil 3.5														
1	TOP		Signal	2oz	2.1mil		2 - GND1		5.1mil	Inf	10mil	93.195	6.800%	130.68...
	Dielectric1	FR-4	Core		3.2mil	3.8								
2	GND1		Signal	1oz	1.3mil		1 - TOP	3 - INNER1	1.666mil	Inf	5mil	100.029	0.029%	165.16...
	Dielectric2	FR-4	Core		5mil	3.8								
3	INNER1		Signal	1oz	1.3mil		2 - GND1	4 - GND2	2.753mil	Inf	5mil	100.015	0.015%	165.16...
	Dielectric3	FR-4	Core		9mil	3.8								
4	GND2		Signal	1oz	1.3mil		3 - INNER1	5 - PWR1	3.753mil	Inf	5mil	99.964	0.006%	165.16...
	Dielectric4	FR-4	Core		14mil	3.8								
5	PWR1		Signal	1oz	1.3mil		4 - GND2	6 - INNER2	3.753mil	Inf	5mil	99.964	0.006%	165.16...
	Dielectric5	FR-4	Core		9mil	3.8								
6	INNER2		Signal	1oz	1.3mil		5 - PWR1	7 - GND3	2.753mil	Inf	5mil	100.015	0.015%	165.16...
	Dielectric6	FR-4	Core		5mil	3.8								
7	GND3		Signal	1oz	1.3mil		6 - INNER2	8 - BOTTOM	1.666mil	Inf	5mil	100.029	0.029%	165.16...
	Dielectric7	FR-4	Core		3.2mil	3.8								
8	BOTTOM		Signal	2oz	2.1mil		7 - GND3		5.1mil	Inf	10mil	93.195	6.800%	130.68...
<b>Bottom Solder</b> Solder Resist Solder Mask 0.4mil 3.5														
<b>Bottom Overlay</b> Overlay														

☒ 22. Six-Layer Stackup Imager Board

#	Name	Material	Type	Weight	Thickness	Dk	Top Ref	Bottom Ref	Width	Etch	Gap	Z	Z Dev...	Tp
<b>Top Overlay</b>														
<b>Top Solder</b> Solder Resist Solder Mask 0.4mil 3.5														
1	TOP		Signal	1oz	1.4mil		2 - GND1		5mil	Inf	10mil	104.719	4.719%	144.65...
	Dielectric1	FR-4	Core		4mil	4.3								
2	GND1		Signal	1/2oz	0.7mil		1 - TOP	3 - INNER1	3mil	Inf	10mil	102.485	2.485%	175.69...
	Dielectric2	FR-4	Core		6mil	4.3								
3	INNER1		Signal	1/2oz	0.7mil		2 - GND1	4 - POWER1	5mil	Inf	10mil	104.15	4.15%	177.65...
	Dielectric3	FR-4	Core		35.6mil	4.5								
4	POWER1		Signal	1/2oz	0.7mil		3 - INNER1	5 - GND2	5mil	Inf	10mil	104.15	4.15%	177.65...
	Dielectric4	FR-4	Core		6mil	4.3								
5	GND2		Signal	1/2oz	0.7mil		4 - POWER1	6 - BOTTOM	3mil	Inf	10mil	102.485	2.485%	175.69...
	Dielectric5	FR-4	Core		4mil	4.3								
6	BOTTOM		Signal	1oz	1.4mil		5 - GND2		5mil	Inf	10mil	104.719	4.719%	144.65...
<b>Bottom Solder</b> Solder Resist Solder Mask 0.4mil 3.5														
<b>Bottom Overlay</b> Overlay														

### 4.3.3 Serializer Layout Recommendations

Trace impedance is one critical aspect to the CSI-2 lane routing. For trace impedance to be within specifications and within range of each other, the length and width of the trace plays a factor in this. Because this reference design has terminated the D- output of the serializer, strict length matching between positive and negative differential lines is not required. However, due to the high switching speeds, the lengths between CSI-2 lane pairs must still be matched within 5 mils to prevent synchronization issues between serializer data and clock.

### 図 23. CSI Routing Matching

5 Differential Pairs (5 Highlighted)		
Designator	Average Length (mil)	Longest Signal Length (mil)
CSI2_D1	738.328	735.912
CSI2_D2	736.616	737.383
CSI2_CK	738.021	737.604
CSI2_D0	738.519	738.56
CSI2_D3	738.737	738.745


10 Nets (0 Highlighted)						
Name	Node Count	Signal Length (mil)	Total Pin/Package L...	Routed Length (mil)	Unrouted (Manhatt...	
CSI2_CK_N (-)	2	737.604	0	738.25	0	
CSI2_CK_P (+)	2	736.456	0	737.794	0	
CSI2_D0_N (-)	2	738.56	0	738.166	0	
CSI2_D0_P (+)	2	738.494	0	738.871	0	
CSI2_D1_N (-)	2	735.912	0	738.132	0	
CSI2_D1_P (+)	2	734.391	0	738.524	0	
CSI2_D2_N (-)	2	736.582	0	736.225	0	
CSI2_D2_P (+)	2	737.383	0	737.007	0	
CSI2_D3_N (-)	2	738.337	0	738.603	0	
CSI2_D3_P (+)	2	738.745	0	738.872	0	

The last key points to address with CSI-2 routing is crosstalk and reflections. To reduce the effects of crosstalk between lanes, spacing between each differential lane must be at least three times the signal trace width. In addition, keep vias and bends on the traces to a minimum. Bends must be as equal as possible in the number of left and right bends, and the angle of the bend must be greater than or equal to 135 degrees.

Decoupling capacitors must be located very close to the supply pin on the serializer. Again, this requires consideration of the path of the supply current and the return current. Keeping the loop area of this connection small reduces the parasitic inductance associated with the connection of the capacitor. Due to space constraints, ideal placement is not always possible. For decoupling capacitors placed on the opposite layer of the serializer, the return path to the serializer thermal pad should be minimized. Smaller value capacitors that provide higher frequency decoupling must be placed closest to the device. For this application, a single-ended impedance of 50  $\Omega$  is required for the coax interconnect. Whenever possible, this connection must also be kept short. 図 24 shows the routing of the high-speed serial line, highlighted by the yellow line. The total length of the yellow line is about ½ inch.



図 24. DOUT Path on Base Board



#### 4.3.4 Imager Layout Recommendations

CSI-2 lane routing must follow the same guidelines previously outlined for the imager layout. Similarly, decoupling capacitors should be placed as close as possible to the supply pins, with smaller capacitors taking priority in terms of distance to the pin. Minimize the parasitic resistance and inductance to the ground plane with vias and wide traces.

#### 4.3.5 Layout Prints

To download the layer plots, see the design files at [TIDA-050035](#).

#### 4.4 Altium Project

To download the Altium Designer® project files, see the design files at [TIDA-050035](#).

#### 4.5 Gerber Files

To download the Gerber files, see the design files at [TIDA-050035](#).



## 4.6 Assembly Drawings

To download the assembly drawings, see the design files at [TIDA-050035](#).

## 5 Related Documentation

1. Texas Instruments, [DS90UB953-Q1 FPD-Link III 4.16-Gbps Serializer With CSI-2 Interface for 2.3MP/60fps Cameras, RADAR, and Other Sensors data sheet](#)
2. Texas Instruments, [TPS650330-Q1 Automotive Camera PMIC data sheet](#)
3. Texas Instruments, [Automotive 2-MP camera module reference design for DMS and other camera modules](#)
4. Texas Instruments, [Power-over-Coax Design Guidelines for DS90UB953-Q1](#)
5. Texas Instruments, [Cable Requirements for the DS90UB913A & DS90UB914A application report](#)

### 5.1 商標

E2E is a trademark of Texas Instruments.

Altium Designer is a registered trademark of Altium LLC or its affiliated companies.

D3 Engineering is a trademark of D3 Engineering.

MIPI is a registered trademark of MIPI Alliance, Inc.

Rosenberger is a registered trademark of Rosenberger Hochfrequenztechnik GmbH & Co.

ON Semi is a registered trademark of Semiconductor Components Industries, LLC.

TDK Corporation is a registered trademark of TDK Corporation.

すべての商標および登録商標はそれぞれの所有者に帰属します。

### 5.2 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](https://www.ti.com) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022, Texas Instruments Incorporated