参考資料

TI Designs: TIDA-01487
絶縁CAN FDリピータのリファレンス・デザイン

概要

この絶縁CAN FDリピータのリファレンス・デザインは、2つのCANバス・セグメント間に電気的絶縁を追加するものです。バス・セグメントの各側のCANフレームが、反対側にリピートされます。このリファレンス・デザインのCANトランシーバおよび調停ロジックは、最高2MbpsのCAN FD速度に対応できます。このデザインは、5～33Vの広い電源電圧範囲で動作し、フラット・クランプ・サージ保護デバイスによって大きな過渡電力や雷撃から保護されています。

リソース

TIDA-01487	デザイン・フォルダ
TCAN1042H	プロダクト・フォルダ
ISO7721DR	プロダクト・フォルダ
LM5166	プロダクト・フォルダ
SN6501	プロダクト・フォルダ
TVS3300	プロダクト・フォルダ

TI E2E™ Community　E2Eエキスパートに質問

特長

- 3000V_{RMS}の絶縁定格を持つ、絶縁CAN FDトランシーバ
- Classic CANおよび2MbpsのCAN FD (フレキシブル・データ・レート)をサポート
- 単一の24V産業用電源
- 広い電源電圧範囲: 5～33V
- 大きな過渡電力および雷撃からの保護
- 絶縁電圧のオンボード生成

アプリケーション

- フィールドバス
- プログラマブル・ロジック・コントローラ(PLC)
- 産業用I/Oモジュール
- 通信モジュール





1 System Description

A Controller Area Network (CAN) bus is an interface for automotive and vehicle applications developed in 1986 by Bosch GmbH. Due to its low cost, the CAN bus is used in factory and process automation to control the production lines. Newly developed products still support the CAN interface to support legacy and factory deployed remote input/output devices, motor drives, sensors, and actuators.

High noise levels on a network bus have the potential to destroy bus transceivers. This noise comes primarily from two sources, ground loops and electrical line surges.

Ground loops occur when bus node circuits at remote locations use their local ground as reference potential. In this case, signal return currents cannot flow back to the ground potential of the sourcing driver on a direct path. Instead they are forced to return through the complex ground network of the electrical installation and, thus, become susceptible to directly coupled, large switching currents of electric machinery. Connecting multiple local grounds directly through a ground wire makes matters worse. Because these grounds often possess significant differences in voltage levels, a low-impedance ground wire causes high, unintended compensation currents to flow, which can damage or destroy components.

Electrical surges are usually the result of inductive-coupled currents into the network cable. In particular, long cable runs are highly susceptible to these surges as the cable might pass electrical equipment switching large currents or might run close to high-current carrying conductors. Other surges include electrostatic discharges (ESD) caused by humans during installation and maintenance work or by direct or indirect lightning strikes. Protecting a network against this destructive energy requires the galvanic isolation of the bus system from the local node circuitry. Modern digital isolators accomplish this goal by incorporating capacitive isolation barriers with up to 5 kV of peak isolation and a transient immunity of up to 50 kV/µs.

Adding bus isolation inside the CAN device protects against dangerous electrical transients and eliminates ground loops. When there is no internal CAN bus isolation, then the device is exposed to the electrical challenges described in this guide. However, isolation still can be added between non-isolated CAN devices by adding an isolated CAN repeater into the CAN bus line.

This TI reference design describes a two-port CAN FD repeater with bus speed up to 2Mbps. This isolated CAN FD repeater reference design adds isolation between the two CAN interfaces and is supplied by a single 24-V industrial voltage supply. The device protects the input power supply from high power transients or lightning strikes with a flat-clamp surge protection device.

1.1 Key System Specifications

表 1. Key System Specifications

PARAMETER	SPECIFICATIONS
Input voltage	5 to 33 V
CAN bus speed	Up to 2 Mbps
Isolation barrier	3000 V_{RMS} isolation rating

2 System Overview

2.1 Block Diagram



図 1. TIDA-01487 Block Diagram

2.2 Highlighted Products

2.2.1 TCAN1042H

- Meets the ISO 11898-2:2016 and ISO 11898-5:2007 physical layer standards
- 'Turbo' CAN:
  - All devices support classic CAN and 2Mbps CAN FD (flexible data rate) and "G" options support 5 Mbps
  - Short and symmetrical propagation delay times and fast loop times for enhanced timing margin
  - Higher data rates in loaded CAN networks
- I/O voltage range supports 3.3-V and 5-V MCUs
- Ideal passive behavior when unpowered:
  - Bus and logic terminals are high impedance (no load)
  - Power up or down with glitch free operation on bus and RXD output
- Protection Features:
  - HBM ESD protection: ±16 kV
  - IEC ESD protection: up to ±15 kV
  - Bus fault protection: ±58 V (non-H variants) and ±70 V (H variants)
  - Undervoltage protection on VCC and VIO (V variants only) supply terminals
  - Driver dominant time out (TXD DTO), data rates down to 10 kbps
  - Thermal shutdown protection (TSD)
- Receiver common-mode input voltage: ±30 V
- Typical loop delay: 110 ns
- Junction temperatures from –55°C to 150°C
- Available in SOIC(8) package and leadless VSON(8) package (3.0 mm × 3.0 mm) with improved automated optical inspection (AOI) capability

2.2.2 ISO7721

- Signaling rate: Up to 100 Mbps
- Wide supply range: 2.25 to 5.5 V
- 2.25- to 5.5-V level translation
- Default output high and low options
- Wide temperature range: –55°C to 125°C
- Low power consumption, typical 1.7 mA per channel at 1 Mbps
- Low propagation delay: 11 ns typical (5-V supplies)
- High CMTI: ±100 kV/μs typical
- Robust electromagnetic compatibility (EMC):
  - System-level ESD, EFT, and surge immunity
  - Low emissions
- Isolation barrier life: > 40 years
- Wide-SOIC (DW-16) and narrow-SOIC (D-8) package options
- Safety-related certifications:
  - VDE reinforced insulation according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
  - 5000 V_{RMS} (DW) and 3000 V_{RMS} (D) isolation rating per UL 1577
  - CSA component acceptance notice 5A, IEC 60950-1 and IEC 60601-1 end equipment standards
  - CQC certification per GB4943.1-2011
  - TUV certification according to EN 60950-1 and EN 61010-1
  - VDE, UL, CSA, and TUV certifications for DW package complete; all other certifications planned

2.2.3 LM5166

- Wide input voltage range: 3 to 65 V
- 9.7-μA no-load quiescent current
- Junction temperature range: –40°C to 150°C
- Fixed (3.3-V, 5-V) or adjustable V_{OUT} options
- Meets EN55022 and CISPR 22 EMI standards
- Integrated 1-Ω PFET buck switch:
  - Supports 100% duty cycle for low dropout
- Integrated 0.5-Ω NFET synchronous rectifier:
  - Eliminates external Schottky diode
- Programmable peak current limit supports:
  - 500-mA, 300-mA, or 200-mA loads
- Selectable PFM or constant on-time (COT) mode operation
- 1.223-V ±1.2% internal voltage reference
- Switching frequency up to 600 kHz
- 900-μs internal or externally-adjustable soft start

- Diode emulation and pulse skipping for ultra-high, light-load efficiency
- No loop compensation or bootstrap components
- Precision enable and input UVLO with hysteresis
- Open-drain power good indicator
- Thermal shutdown protection with hysteresis
- Pin-to-pin compatible with the LM5165
- 10-pin, 3-mm×3-mm VSON package

2.2.4 SN6501

- Push-pull driver for small transformers
- Single 3.3- or 5-V supply
- High primary-side current drive:
  - 5-V supply: 350 mA (max)
  - 3.3-V supply: 150 mA (max)
- Low ripple on rectified output permits small output capacitors
- Small 5-pin SOT-23 package

2.2.5 TVS3300

- 33-V, flat-clamp, surge-protection device
- Protects against 1 kV, 42 Ω IEC 61000-4-5 surge test for industrial signal lines
- Max clamping voltage of 40 V at 35 A of 8/20-µs surge current
- Standoff voltage: 33 V
- Survives over 4,000 repetitive strikes of 30-A 8/20-µs surge current at 125°C
- Robust surge protection
  - IEC61000-4-5 (8/20 µs): 35 A
  - IEC61643-321 (10/1000 µs): 4 A
- Small, 1.1-mm^2 WCSP and 4-mm^2 SON footprints

2.3 Design Considerations

The isolated CAN FD repeater design consists of two CAN bus transceivers. Between the two CAN bus transceivers is an isolation barrier and an arbitration logic. The arbitration logic detects which of the two CAN transceivers enter the dominant state first and prevents the loopback of the secondary CAN transceiver side, which would stall the CAN bus into dominant state otherwise.

2.4 System Design Theory

The isolated CAN FD repeater reference design consists of a power supply section, two CAN transceivers devices, CAN bus arbitration logic, and CAN bus isolation device. Each of these subsystems are discussed in the following subsections.

2.4.1 Power Supply

The first stage in the power supply subsystem is the input protection stage.

- Overvoltage protection > 36 V: TVS diode
- Reverse polarity protection: inline diode
- Transient voltage suppression: TVS3300 diode with current limiting resistor

The first stage protects against miss-wiring and high voltage surges of up to 1 kV peak amplitude. High voltage surges can come from source impedance of 42 Ohms to 2 Ohms. Without the high voltage surge protection of the first stage any sensitive electronics can get damaged. A typical protection scheme consists of a bi-directional and miss-wiring safe TVS Diode (D2 in the schematics), which is strong enough to handle the peak current of the voltage surge. With 42 Ohms the peak current is 24 A and with 2 Ohms

the peak current is 500 A. Under these circumstances classical TVS diodes still produce a significant overshoot which can reach up to 90 V. After the first TVS diode (D2) there is an in-line diode (D1) for miss-wiring protection and to prevent reverse current during the surge undershoot. A series resistor (R5) limits the peak current and the TVS3300 flat-clamp diode (U10) protects the circuit from the remaining surge overshoot. The filtered voltage at the output of the first stage is guaranteed to never exceed 40V. The LM6166 DC/DC converter (U9) inside the second stage has low current requirements and therefore the series resistor (R5) can have a value of 10 Ohm. If the second stage requires higher current, series resistor (R5) can be reduced to 2 Ohm because high voltage surges can be handled by the limiting resistor inside the TVS3300 flat-clamp diode.

The second stage in the power supply subsystem converts the input voltage of 5 to 33 V to a 5-V supply voltage using the LM5166 DC/DC converter. The circuit is based on the COT reference design of the LM5166. One advantage of the LM5166 is the wide input voltage range from 5 to 33 V for this reference design. The LM5166 also has an ultra-high power conversion efficiency of 93.5% with a 12-V input supply and 250-mA current consumption. The non-isolated voltage supplies one TCAN1042H, the CAN bus arbitration logic, and the primary side of the ISO7721 isolator device.

The isolated voltage supply is generated by the SN6501 transformer driver. An LDO is generating the isolated 5-V supply from the transformer voltage. The isolated 5 V is supplied to the TCAN1042H device and the secondary side of the ISO7721 isolator device on the secondary side.

2.4.2 CAN Transceiver

Two TCAN1042H transceivers are used in this reference design. The TCAN1042H support classic CAN data rates and CAN FD data rates of up to 2Mbps. The RX and TX pins of the two TCAN1042H are going into the arbitration logic.

2.4.3 CAN Bus Arbitration Logic

The CAN bus arbitration logic is needed to prevent both CAN buses to get stuck in dominant state due to the loopback function inside the CAN transceiver devices.

The arbitration logic detects which of the two CAN bus sides is entering the dominant state first. Based on the detection of the first CAN bus side, the arbitration logic blocks the secondary CAN bus side from also asserting dominant state due to the loopback. Once the first CAN bus releases the dominant state the arbitration logic starts a time delay unit. After the time delay unit expires, the block of the secondary side is removed. The arbitration logic works in both CAN bus directions.

The delay line unit has an asymmetric delay of the CAN bus line transition. This unit has only a delay of 210 ns from dominant state to resistive state and no delay from resistive state to dominant state. The asymmetric delay of 210 ns is needed to support higher CAN data rates as 2Mbps.

The CAN bus arbitration logic has been simulated as seen in 図 2. The simulation shows when both sides of the CAN bus interface get into a dominant state. Then the side that stays longer in the dominant state wins the bus arbitration, and the device that enters resistive state goes back to receive mode.



図 2. CAN Bus Arbitration Logic Circuit

The stimulus on the left side is a 2-Mbps square wave signal and on the right side a slower 500-kHz square wave signal. Note that the stimulus are not CAN signals because they do not detect dominant state and switch off driving the bus. The two stimulus are mainly used to test the initial arbitration of the CAN bus arbitration logic.



図 3. Arbitration Logic Simulation Results

The secondary side (RX2) stays longer in the dominant state and therefore is in favor of the arbitration detection logic.

図 4 is the simulation of the asymmetric time delay unit.



図 4. Delay Logic Circuit

The time delay unit simulation results are shown in 図 5. The capacitor is charged (VF4) when the CAN bus transitions from dominant state to resistive state (V_in). When the voltage VF4 reached the threshold, the time delay unit set V_out to high. As the time delay unit is asymmetric, there is no delay when V_in goes to low and V_out goes immediately low, too.



図 5. Delay Logic Simulation Results

2.4.4 CAN Bus Isolation Logic

The ISO7721 device has been chosen for this reference design as it supports two data lines, one in each direction. The ISO7721 device isolates the two CAN transceiver signals RX and TX between the two CAN busses. The ISO7721 device supports 3000 V of isolation with the SOIC (D) package. Note that if a higher isolation voltage is required, then the SOIC (DW) package has to be used.

3 Hardware, Testing Requirements, and Test Results

3.1 Required Hardware

Connect a 24-V power supply to J5 of the isolated CAN FD repeater board. Switch the power supply.



図 6. TIDA-01487 Board

Place the isolated CAN FD repeater board in between a CAN bus, which must get isolated. Connect the 9-pin Sub-D connector J1 to the primary side and J2 to the secondary side.

3.2 Testing and Results

The isolated CAN FD repeater has been validated with two TIDA-01406 CAN open reference designs, which operate on BeagleBone Black.



図 7. TIDA-01487 Test Setup

3.2.1 CAN Communication

図 8 shows CAN bus communication between CAN1 to CAN2 at 1 Mbps.



図 8. Communication CAN1 to CAN2 at 1 Mbps

Scope channel legend:

- Channel 1: RX1 at TP6
- Channel 2: TX2_ at TP4
- Channel 3: RX2_ at TP1
- Channel 4: TX1 at TP3

The arbitration logic detects that Channel 1 (RX1) gets into a dominant state first. The CAN frame is routed from CAN bus 1 to CAN bus 2. At the end of the CAN frame, the CAN bus 2 acknowledges the reception by pulling the bus 2 to dominant state—this can be seen on Channel 4. The bus acknowledge pulse can be observed on Channel 1 and Channel 2.

図 9 shows CAN bus communication between CAN bus 2 to CAN bus 1 at 1 Mbps.



図 9. Communication CAN Bus 2 to CAN Bus 1 at 1 Mbps

Scope channel legend:

- Channel 1: RX1 at TP6
- Channel 2: TX2_ at TP4
- Channel 3: RX2_ at TP1
- Channel 4: TX1 at TP3

The arbitration logic detects that Channel 1 (RX1) gets into a dominant state first. The CAN frame is routed from CAN bus 1 to CAN bus 2. At the end of the CAN frame, the CAN bus 2 acknowledges the reception by pulling the bus 2 to a dominant state—this can be seen on Channel 2. The bus acknowledge pulse can be observed on Channel 1 and Channel 3.

3.2.2 Delay Line Logic

図 10 and 図 11 show the signal delay added by the delay line logic. This delay line logic operates asynchronous, meaning it adds a 228-ns delay from the dominant state to resistive state, and a 2.8-ns delay from the resistive state to dominant state.

- Channel 1: TP3
- Channel 2: U7, pin 7



図 10. Delay From Resistive State to Dominant State



図 11. Delay From Dominant State to Resistive State

3.2.3 CAN Transceiver Loopback

図 12 and 図 13 show the TCAN1042H loopback delay. The TX line gets dominant until the CAN transceiver loops back the signal on the RX line. The delay measured is 86.6 ns for CAN 1 (U8) and 88.5 ns for CAN 2 (U7).

- Channel 1: TP3
- Channel 2: TP6



図 12. Loopback Delay CAN 1

- Channel 1: TP5
- Channel 2: TP2



図 13. Loopback Delay CAN 2

3.2.4 CAN Isolation Delay

図 14 shows the ISO7721 and the CAN 2 loopback delay. This is a total of 108.5 ns. By subtracting the CAN 2 loopback delay of 88.5 ns, the ISO7721 has a round-trip delay of 20 ns, or 10 ns for one direction.

- Channel 1: TP4
- Channel 2: TP1



図 14. ISO7721 and CAN 2 Delay

4 Design Files

4.1 Schematics

To download the schematics, see the design files at TIDA-01487.

4.2 Bill of Materials

To download the bill of materials (BOM), see the design files at TIDA-01487.

4.3 PCB Layout Recommendations

4.3.1 Layout Prints

To download the layer plots, see the design files at TIDA-01487.

4.4 Altium Project

To download the Altium project files, see the design files at TIDA-01487.

4.5 Gerber Files

To download the Gerber files, see the design files at TIDA-01487 .

4.6 Assembly Drawings

To download the assembly drawings, see the design files at TIDA-01487.

5 Software Files

To download the software files, see the design files at TIDA-01487.

6 Related Documentation

1. Texas Instruments, *Energy Efficient and Isolated CANopen Interface Reference Design for PLC and Communication Modules*, TIDA-01406 design guide
2. Texas Instruments, *LM5166EVM-C50A Evaluation Module*, user's guide
3. Texas Instruments, *TVS0500-3300 Adapter Board*, TVS3300 Evaluation Module (TVS-00EVM)

6.1 商標

7 About the Author

THOMAS MAUER is a system engineer in the Factory Automation and Control Team at Texas Instruments Freising. He is responsible for developing reference design solutions for the industrial segment. Thomas brings his extensive experience in industrial communications like Industrial Ethernet, fieldbuses, and industrial applications to this role. Thomas earned his degree in electrical engineering (Dipl. Ing. (FH)) at the University of Applied Sciences in Wiesbaden, Germany

改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

2017年8月発行のものから更新 **Page**

TIの設計情報およびリソースに関する重要な注意事項

Texas Instruments Incorporated ("TI")の技術、アプリケーションその他設計に関する助言、サービスまたは情報は、TI製品を組み込んだアプリケーションを開発する設計者に役立つことを目的として提供するものです。これにはリファレンス設計や、評価モジュールに関係する資料が含まれますが、これらに限られません。以下、これらを総称して「TIリソース」と呼びます。いかなる方法であっても、TIリソースのいずれかをダウンロード、アクセス、または使用した場合、お客様(個人、または会社を代表している場合にはお客様の会社)は、これらのリソースをここに記載された目的にのみ使用し、この注意事項の条項に従うことに合意したものとします。

TIによるTIリソースの提供は、TI製品に対する該当の発行済み保証事項または免責事項を拡張またはいかなる形でも変更するものではなく、これらのTIリソースを提供することによって、TIにはいかなる追加義務も責任も発生しないものとします。TIは、自社のTIリソースに訂正、拡張、改良、およびその他の変更を加える権利を留保します。

お客様は、自らのアプリケーションの設計において、ご自身が独自に分析、評価、判断を行う責任がお客様にあり、お客様のアプリケーション(および、お客様のアプリケーションに使用されるすべてのTI製品)の安全性、および該当するすべての規制、法、その他適用される要件への遵守を保証するすべての責任をお客様のみが負うことを理解し、合意するものとします。お客様は、自身のアプリケーションに関して、(1) 故障による危険な結果を予測し、(2) 障害とその結果を監視し、および、(3) 損害を引き起こす障害の可能性を減らし、適切な対策を行う目的での、安全策を開発し実装するために必要な、すべての技術を保持していることを表明するものとします。お客様は、TI製品を含むアプリケーションを使用または配布する前に、それらのアプリケーション、およびアプリケーションに使用されているTI製品の機能性を完全にテストすることに合意するものとします。TIは、特定のTIリソース用に発行されたドキュメントで明示的に記載されているもの以外のテストを実行していません。

お客様は、個別のTIリソースにつき、当該TIリソースに記載されているTI製品を含むアプリケーションの開発に関連する目的でのみ、使用、コピー、変更することが許可されています。明示的または黙示的を問わず、禁反言の法理その他どのような理由でも、他のTIの知的所有権に対するその他のライセンスは付与されません。また、TIまたは他のいかなる第三者のテクノロジまたは知的所有権についても、いかなるライセンスも付与されるものではありません。付与されないものには、TI製品またはサービスが使用される組み合わせ、機械、プロセスに関連する特許権、著作権、回路配置利用権、その他の知的所有権が含まれますが、これらに限られません。第三者の製品やサービスに関する、またはそれらを参照する情報は、そのような製品またはサービスを利用するライセンスを構成するものではなく、それらに対する保証または推奨を意味するものでもありません。TIリソースを使用するため、第三者の特許または他の知的所有権に基づく第三者からのライセンス、もしくは、TIの特許または他の知的所有権に基づくTIからのライセンスが必要な場合があります。

TIのリソースは、それに含まれるあらゆる欠陥も含めて、「現状のまま」提供されます。TIは、TIリソースまたはその仕様に関して、明示的か暗黙的かにかかわらず、他のいかなる保証または表明も行いません。これには、正確性または完全性、権原、続発性の障害に関する保証、および商品性、特定目的への適合性、第三者の知的所有権の非侵害に対する黙示の保証が含まれますが、これらに限られません。

TIは、いかなる苦情に対しても、お客様への弁護または補償を行う義務はなく、行わないものとします。これには、任意の製品の組み合わせに関連する、またはそれらに基づく侵害の請求も含まれますが、これらに限られず、またその事実についてTIリソースまたは他の場所に記載されているか否かを問わないものとします。いかなる場合も、TIリソースまたはその使用に関連して、またはそれらにより発生した、実際的、直接的、特別、付随的、間接的、懲罰的、偶発的、または、結果的な損害について、そのような損害の可能性についてTIが知らされていたかどうかにかかわらず、TIは責任を負わないものとします。

お客様は、この注意事項の条件および条項に従わなかったために発生した、いかなる損害、コスト、損失、責任からも、TIおよびその代表者を完全に免責するものとします。

この注意事項はTIリソースに適用されます。特定の種類の資料、TI製品、およびサービスの使用および購入については、追加条項が適用されます。これには、半導体製品(http://www.ti.com/sc/docs/stdterms.htm)、評価モジュール、およびサンプル(http://www.ti.com/sc/docs/sampterms.htm)についてのTIの標準条項が含まれますが、これらに限られません。