

TMUX741xF ±60V 故障保護、1 : 1 (SPST)、4 チャンネル・スイッチ、ラッチアップ・フリー、1.8V ロジック搭載

1 特長

- 広い電源電圧範囲:
 - 単一電源: 8V~44V
 - デュアル電源: ±5V~±22V
- フォルト保護機能を搭載:
 - 過電圧保護、ソース - 電源間またはソース - ドレイン間: ±85V
 - 過電圧保護: ±60V
 - 電源オフ保護: ±60V
 - フォルト状態を示す割り込みフラグ
 - 不具合発生時の出力断線
- デバイス構造に基づくラッチアップ耐性
- 人体モデル (HBM) ESD 定格: 6kV
- 低オン抵抗: 8.3Ω (標準値)
- フラットなオン抵抗: 10mΩ (標準値)
- 対応ロジック: 12V
- フェイルセーフ・ロジック: 電源から独立して最大 44V
- 業界標準の TSSOP と小型の WQFN パッケージ

2 アプリケーション

- ファクトリ・オートメーション / 制御
- プログラマブル・ロジック・コントローラ (PLC)
- アナログ入力モジュール
- 半導体試験用機器
- バッテリー・テスト機器
- サーボ・ドライブ制御モジュール
- データ・アキュイジション・システム (DAQ)

3 概要

TMUX7411F、TMUX7412F、TMUX7413F は、1 : 1 (SPST)、4 チャンネル構成の CMOS (相補型金属酸化膜半導体) アナログ・スイッチです。これらのデバイスはデュアル電源 (±5V~±22V)、シングル電源 (8V~44V)、または非対称電源 ($V_{DD} = 12V$, $V_{SS} = -5V$ など) で適切に動作します。過電圧保護機能は、電源供給および電源オフの状況で利用できるため、TMUX741xF デバイスは、電源シーケンスを正確に制御できないアプリケーションに最適です。


本デバイスは、電源オフと電源オフの状態、グラウンドに対して +60V または

-60V までのフォルト電圧を阻止します。電源電圧が印加されていない場合、本スイッチのチャンネルはスイッチの入力の状態に関係なくオフ状態を維持し、ロジック・ピンに印加されるすべての制御信号は無視されます。任意の S_x ピンの信号路の入力電圧が電源電圧 (V_{DD} または V_{SS}) をスレッシュホールド電圧 (V_T) だけ上回ると、チャンネルはオフになり、 S_x ピンは高インピーダンスになります。障害状態で選択したチャンネルのドレイン・ピン (D_x) はフローティング状態になります。システムの診断に役立つように、TMUX741xF デバイスは、ソース入力のいずれかがフォルト状態にあるかどうかを示すアクティブ LOW の割り込みフラグ (FF) を備えています。

パッケージ情報⁽¹⁾⁽³⁾

部品番号	パッケージ	本体サイズ (公称)
TMUX7411F TMUX7412F TMUX7413F	PW (TSSOP, 16) ⁽²⁾	5.00mm × 4.40mm
	RRP (WQFN, 16)	4.00mm × 4.00mm

- 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。
- プレビュー版パッケージです。
- デバイス比較表を参照してください。



機能ブロック図



Table of Contents

1 特長	1	8.9 Fault Flag Recovery Time.....	28
2 アプリケーション	1	8.10 Charge Injection.....	29
3 概要	1	8.11 Off Isolation.....	29
4 Revision History	2	8.12 Inter-Channel Crosstalk.....	30
5 Device Comparison Table	3	8.13 Bandwidth.....	30
6 Pin Configuration and Functions	3	8.14 THD + Noise.....	31
7 Specifications	4	9 Detailed Description	32
7.1 Absolute Maximum Ratings.....	4	9.1 Overview.....	32
7.2 ESD Ratings.....	4	9.2 Functional Block Diagram.....	32
7.3 Thermal Information.....	5	9.3 Feature Description.....	32
7.4 Recommended Operating Conditions.....	5	9.4 Device Functional Modes.....	35
7.5 Electrical Characteristics: Global.....	6	10 Application and Implementation	37
7.6 ±15 V Dual Supply: Electrical Characteristics.....	7	10.1 Application Information.....	37
7.7 ±20 V Dual Supply: Electrical Characteristics.....	10	10.2 Typical Application.....	37
7.8 12 V Single Supply: Electrical Characteristics.....	13	11 Power Supply Recommendations	39
7.9 36 V Single Supply: Electrical Characteristics.....	15	12 Layout	39
7.10 Typical Characteristics.....	17	12.1 Layout Guidelines.....	39
8 Parameter Measurement Information	24	12.2 Layout Example.....	39
8.1 On-Resistance.....	24	13 Device and Documentation Support	40
8.2 Turn-On and Turn-Off Time.....	24	13.1 Documentation Support.....	40
8.3 Off-Leakage Current.....	25	13.2 Receiving Notification of Documentation Updates.....	40
8.4 On-Leakage Current.....	25	13.3 サポート・リソース.....	40
8.5 Input and Output Leakage Current Under Overvoltage Fault.....	26	13.4 Trademarks.....	40
8.6 Fault Response Time.....	27	13.5 Electrostatic Discharge Caution.....	40
8.7 Fault Recovery Time.....	27	13.6 Glossary.....	40
8.8 Fault Flag Response Time.....	28	14 Mechanical, Packaging, and Orderable Information	40

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


Changes from Revision A (November 2021) to Revision B (November 2022)	Page
• TMUX7411F および TMUX7413F デバイスの WQFN (20) パッケージのステータスを次のように変更:プレビューからアクティブに変更.....	1

Changes from Revision * (March 2021) to Revision A (November 2021)	Page
• データシートのステータスを「事前情報」から「量産データ」に変更.....	1


5 Device Comparison Table

PRODUCT	DESCRIPTION
TMUX7411F	±60 V fault-protected, latch-up immune, quad SPST switch (logic low)
TMUX7412F	±60 V fault-protected, latch-up immune, quad SPST switch (logic high)
TMUX7413F	±60 V fault-protected, latch-up immune, quad SPST switch (logic low + logic high)

6 Pin Configuration and Functions



6-1. (Preview) PW Package, 16-Pin TSSOP (Top View)



6-2. RRP Package, 16-Pin WQFN (Top View)

表 6-1. Pin Functions

NAME	PIN		TYPE ⁽¹⁾	DESCRIPTION
	TSSOP ⁽²⁾	WQFN		
D1	2	16	I/O	Drain pin 1. Can be an input or output. The drain pin is not overvoltage protected.
D2	15	13	I/O	Drain pin 2. Can be an input or output. The drain pin is not overvoltage protected.
D3	10	8	I/O	Drain pin 3. Can be an input or output. The drain pin is not overvoltage protected.
D4	7	5	I/O	Drain pin 4. Can be an input or output. The drain pin is not overvoltage protected.
FF	12	10	O	General fault flag. This pin is an open drain output and is asserted low when overvoltage condition is detected on any of the source (Sx) input pins. Connect this pin to an external supply (1.8 V to 5.5 V) through a 1 kΩ pull-up resistor.
GND	5	3	P	Ground (0 V) reference
S1	3	1	I/O	Overvoltage protected source pin 1. Can be an input or output.
S2	14	12	I/O	Overvoltage protected source pin 2. Can be an input or output.
S3	11	9	I/O	Overvoltage protected source pin 3. Can be an input or output.
S4	6	4	I/O	Overvoltage protected source pin 4. Can be an input or output.
SEL1	1	15	I	Logic control input 1.
SEL2	16	14	I	Logic control input 2.
SEL3	9	7	I	Logic control input 3.
SEL4	8	6	I	Logic control input 4.
V _{DD}	13	11	P	Positive power supply. This pin is the most positive power-supply potential. Connect a decoupling capacitor ranging from 0.1 μF to 10 μF between V _{DD} and GND for reliable operation.
V _{SS}	4	2	P	Negative power supply. This pin is the most negative power-supply potential. This pin can be connected to ground in single-supply applications. Connect a decoupling capacitor ranging from 0.1 μF to 10 μF between V _{SS} and GND for reliable operation.
Thermal Pad			—	The thermal pad is not connected internally. It is recommended that the pad be tied to GND or VSS for best performance.

(1) I = input, O = output, I/O = input and output, P = power.

(2) Preview package.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{DD} to V _{SS}	Supply voltage		48	V
V _{DD} to GND		-0.3	48	V
V _{SS} to GND		-48	0.3	V
V _S to GND	Source input pin (Sx) voltage to GND	-65	65	V
V _S to V _{DD}	Source input pin (Sx) voltage to V _{DD}	-90		V
V _S to V _{SS}	Source input pin (Sx) voltage to V _{SS}		90	V
V _D	Drain pin (Dx) voltage	V _{SS} -0.7	V _{DD} +0.7	V
V _{SEL}	Logic control input pin voltage (SELx) ⁽²⁾	GND -0.7	48	V
V _{FF}	Logic output pin voltage (FF) ⁽²⁾	GND -0.7	6	V
I _{SEL}	Logic control input pin current (SELx) ⁽²⁾	-30	30	mA
I _{FF}	Logic output pin current (FF) ⁽²⁾	-10	10	mA
I _S or I _D (CONT)	Source or drain continuous current (Sx or Dx)	I _{DC} ± 10 % ⁽³⁾	I _{DC} ± 10 % ⁽³⁾	mA
T _{stg}	Storage temperature	-65	150	°C
T _A	Ambient temperature	-55	150	°C
T _J	Junction temperature		150	°C
P _{tot} ⁽⁴⁾	Total power dissipation (QFN)		1600	mW

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If briefly operating outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Stresses have to be kept at or below both voltage and current ratings at all time.
- (3) Refer to Recommended Operating Conditions for I_{DC} ratings.
- (4) For QFN package: P_{tot} derates linearly above T_A = 70°C by 23.5 mW/°C

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±6000
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins ⁽²⁾	±750

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Thermal Information

THERMAL METRIC ⁽¹⁾		TMUX7411F/ TMUX7412F/ TMUX7413F		UNIT
		PW (TSSOP)	RRP (WQFN)	
		16 PINS	16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	TBD	42.8	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	TBD	28.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	TBD	17.9	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	TBD	0.3	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	TBD	17.9	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	4.0	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{DD} – V _{SS} ⁽¹⁾	Power supply voltage differential	8		44	V
V _{DD}	Positive power supply voltage	5		44	
V _S	Source pin (Sx) voltage (non-fault condition)	V _{SS}		V _{DD}	V
V _S to GND	Source pin (Sx) voltage to GND (fault condition)	–60		60	
V _S to V _{DD} ⁽²⁾	Source pin (Sx) voltage to V _{DD} or V _D (fault condition)	–85			
V _S to V _{SS} ⁽²⁾	Source pin (Sx) voltage to V _{SS} or V _D (fault condition)			85	
V _D	Drain pin (Dx) voltage	V _{SS}		V _{DD}	V
V _{SEL}	Logic control input pin voltage (SELx)	GND		44	
V _{FF} ⁽³⁾	Logic output pin voltage (FF)	GND		5.5	
T _A	Ambient temperature	–40		125	°C
I _{DC}	Continuous current through switch, WQFN package	T _A = 25°C		150	mA
		T _A = 85°C		100	
		T _A = 125°C		60	

- (1) V_{DD} and V_{SS} can be any value as long as 8 V ≤ (V_{DD} – V_{SS}) ≤ 44 V, and the minimum V_{DD} is met.
(2) Source pin voltage (Sx) under a fault condition may not exceed 85 V from supply pins (V_{DD} and V_{SS}.) or drain pins (D, Dx).
(3) Logic output pin (FF) is an open drain output and should be pulled up to a voltage within the max ratings

7.5 Electrical Characteristics: Global

at $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
ANALOG SWITCH							
V_T	Threshold voltage for fault detector		25°C		0.7		V
LOGIC INPUT/ OUTPUT							
V_{IH}	High-level input voltage	SELx pins	-40°C to +125°C	1.3		44	V
V_{IL}	Low-level input voltage	SELx pins	-40°C to +125°C	0		0.8	V
I_{IH}	High-level input current	$V_{SELx} = V_{DD}$	-40°C to +125°C		0.4	3	μA
I_{IL}	Low-level input current	$V_{SELx} = 0\text{ V}$	-40°C to +125°C	-1	-0.65		μA
$V_{OL(FLAG)}$	Low-level output voltage	FF pin, $I_O = 5\text{ mA}$	-40°C to +125°C			0.35	V
POWER SUPPLY							
V_{UVLO}	Undervoltage lockout (UVLO) threshold voltage ($V_{DD} - V_{SS}$)	Rising edge, single supply	-40°C to +125°C	5.1	5.8	6.4	V
		Falling edge, single supply	-40°C to +125°C	5	5.7	6.3	V
V_{HYS}	V_{DD} Undervoltage lockout (UVLO) hysteresis	Single supply	-40°C to +125°C		0.2		V

7.6 ±15 V Dual Supply: Electrical Characteristics

$V_{DD} = +15\text{ V} \pm 10\%$, $V_{SS} = -15\text{ V} \pm 10\%$, GND = 0 V (unless otherwise noted)

Typical at $V_{DD} = +15\text{ V}$, $V_{SS} = -15\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
R_{ON}	On-resistance	$V_S = -10\text{ V to } +10\text{ V}$ $I_D = -10\text{ mA}$	25°C	8.3	11		Ω
			-40°C to +85°C			14	
			-40°C to +125°C			16.5	
ΔR_{ON}	On-resistance mismatch between channels	$V_S = -10\text{ V to } +10\text{ V}$ $I_D = -10\text{ mA}$	25°C	0.06	0.45		Ω
			-40°C to +85°C			0.5	
			-40°C to +125°C			0.6	
R_{FLAT}	On-resistance flatness	$V_S = -10\text{ V to } +10\text{ V}$ $I_D = -10\text{ mA}$	25°C	0.01	0.4		Ω
			-40°C to +85°C			0.4	
			-40°C to +125°C			0.4	
R_{ON_DRIFT}	On-resistance drift	$V_S = 0\text{ V}$, $I_S = -10\text{ mA}$	-40°C to +125°C	0.04			$\Omega/^\circ\text{C}$
$I_{S(OFF)}$	Input leakage current ⁽¹⁾	$V_{DD} = 16.5\text{ V}$, $V_{SS} = -16.5\text{ V}$ Switch state is off $V_S = +10\text{ V} / -10\text{ V}$ $V_D = -10\text{ V} / +10\text{ V}$	25°C	-0.7	0.03	0.7	nA
			-40°C to +85°C	-2		2	
			-40°C to +125°C	-10		10	
$I_{D(OFF)}$	Output off leakage current ⁽¹⁾	$V_{DD} = 16.5\text{ V}$, $V_{SS} = -16.5\text{ V}$ Switch state is off $V_S = +10\text{ V} / -10\text{ V}$ $V_D = -10\text{ V} / +10\text{ V}$	25°C	-0.7	0.03	0.7	nA
			-40°C to +85°C	-2		2	
			-40°C to +125°C	-12		12	
$I_{S(ON)}$ $I_{D(ON)}$	Output on leakage current ⁽²⁾	$V_{DD} = 16.5\text{ V}$, $V_{SS} = -16.5\text{ V}$ Switch state is on $V_S = V_D = \pm 10\text{ V}$	25°C	-0.7	0.05	0.7	nA
			-40°C to +85°C	-2		2	
			-40°C to +125°C	-15		15	
FAULT CONDITION							
$I_{S(FA)}$	Input leakage current during overvoltage	$V_S = \pm 60\text{ V}$, GND = 0 V, $V_{DD} = 16.5\text{ V}$, $V_{SS} = -16.5\text{ V}$	-40°C to +125°C		±100		μA
$I_{S(FA)} \text{ Grounded}$	Input leakage current during overvoltage with grounded supply voltages	$V_S = \pm 60\text{ V}$, GND = 0 V $V_{DD} = V_{SS} = 0\text{ V}$	-40°C to +125°C		±125		μA
$I_{S(FA)} \text{ Floating}$	Input leakage current during overvoltage with floating supply voltages	$V_S = \pm 60\text{ V}$, GND = 0 V, $V_{DD} = V_{SS} = \text{floating}$	-40°C to +125°C		±125		μA
$I_{D(FA)}$	Output leakage current during overvoltage	$V_S = \pm 60\text{ V}$, GND = 0 V, $V_{DD} = 16.5\text{ V}$, $V_{SS} = -16.5\text{ V}$ $-15.5\text{ V} \leq V_D \leq 16.5\text{ V}$	25°C	-20	±0.1	20	nA
			-40°C to +85°C	-30		30	
			-40°C to +125°C	-60		60	
$I_{D(FA)} \text{ Grounded}$	Output leakage current during overvoltage with grounded supply voltages	$V_S = \pm 60\text{ V}$, GND = 0 V, $V_{DD} = V_{SS} = 0\text{ V}$	25°C	-30	±0.01	30	nA
			-40°C to +85°C	-50		50	
			-40°C to +125°C	-90		90	
$I_{D(FA)} \text{ Floating}$	Output leakage current during overvoltage with floating supply voltages	$V_S = \pm 60\text{ V}$, GND = 0 V, $V_{DD} = V_{SS} = \text{floating}$	25°C		±2		μA
			-40°C to +85°C		±3		
			-40°C to +125°C		±4		

7.6 ±15 V Dual Supply: Electrical Characteristics (continued)

 $V_{DD} = +15\text{ V} \pm 10\%$, $V_{SS} = -15\text{ V} \pm 10\%$, $GND = 0\text{ V}$ (unless otherwise noted)

 Typical at $V_{DD} = +15\text{ V}$, $V_{SS} = -15\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
SWITCHING CHARACTERISTICS							
t_{ON}	Turn-on time	$V_S = 10\text{ V}$, $R_L = 300\ \Omega$, $C_L = 12\text{ pF}$	25°C	480	680		ns
			-40°C to +85°C		710		
			-40°C to +125°C		710		
t_{OFF}	Turn-off time	$V_S = 10\text{ V}$, $R_L = 300\ \Omega$, $C_L = 12\text{ pF}$	25°C	50	100		ns
			-40°C to +85°C		120		
			-40°C to +125°C		150		
$t_{RESPONSE}$	Fault response time	$R_L = 300\ \Omega$, $C_L = 12\text{ pF}$	25°C	100	350		ns
			-40°C to +85°C		380		
			-40°C to +125°C		400		
$t_{RECOVERY}$	Fault recovery time	$R_L = 300\ \Omega$, $C_L = 12\text{ pF}$	25°C	1600	4500		ns
			-40°C to +85°C		4800		
			-40°C to +125°C		4800		
$t_{RESPONSE(FLAG)}$	Fault flag response time	$R_L = 300\ \Omega$, $C_L = 12\text{ pF}$, $R_{PU} = 1\text{ k}\Omega$, $C_{L_FF} = 12\text{ pF}$	25°C	180			ns
$t_{RECOVERY(FLAG)}$	Fault flag recovery time	$R_L = 300\ \Omega$, $C_L = 12\text{ pF}$, $R_{PU} = 1\text{ k}\Omega$, $C_{L_FF} = 12\text{ pF}$	25°C		1.2		μs
t_{BBM}	Break-before-make time delay (TMUX7413F only)	$V_S = 10\text{ V}$, $R_L = 300\ \Omega$, $C_L = 12\text{ pF}$	-40°C to +125°C	80	120		ns
Q_J	Charge injection	$V_S = 0\text{ V}$, $C_L = 1\text{ nF}$	25°C	-300			pC
O_{ISO}	Off-isolation	$R_S = 50\ \Omega$, $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $V_S = 200\text{ mV}_{RMS}$, $V_{BIAS} = 0\text{ V}$, $f = 1\text{ MHz}$	25°C	-60			dB
X_{TALK}	Crosstalk	$R_S = 50\ \Omega$, $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $V_S = 200\text{ mV}_{RMS}$, $V_{BIAS} = 0\text{ V}$, $f = 1\text{ MHz}$	25°C	-100			dB
BW	-3 dB bandwidth	$R_S = 50\ \Omega$, $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $V_S = 200\text{ mV}_{RMS}$, $V_{BIAS} = 0\text{ V}$	25°C		650		MHz
I_{LOSS}	Insertion loss	$R_S = 50\ \Omega$, $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $V_S = 200\text{ mV}_{RMS}$, $V_{BIAS} = 0\text{ V}$, $f = 1\text{ MHz}$	25°C	-0.7			dB
THD+N	Total harmonic distortion plus noise	$R_S = 50\ \Omega$, $R_L = 10\text{ k}\Omega$, $V_S = 15\text{ V}_{PP}$, $V_{BIAS} = 0\text{ V}$, $f = 20\text{ Hz to } 20\text{ kHz}$	25°C	0.0006			%
$C_{S(OFF)}$	Input off-capacitance	$f = 1\text{ MHz}$, $V_S = 0\text{ V}$	25°C		10		pF
$C_{D(OFF)}$	Output off-capacitance	$f = 1\text{ MHz}$, $V_S = 0\text{ V}$	25°C		12		pF
$C_{S(ON)}$ $C_{D(ON)}$	Input/Output on-capacitance	$f = 1\text{ MHz}$, $V_S = 0\text{ V}$	25°C		14		pF
POWER SUPPLY							
I_{DD}	V_{DD} supply current	$V_{DD} = 16.5\text{ V}$, $V_{SS} = -16.5\text{ V}$, $V_{SELX} = 0\text{ V}, 5\text{ V}, \text{ or } V_{DD}$	25°C	0.32	0.5		mA
			-40°C to +85°C		0.5		
			-40°C to +125°C		0.6		
I_{SS}	V_{SS} supply current	$V_{DD} = 16.5\text{ V}$, $V_{SS} = -16.5\text{ V}$, $V_{SELX} = 0\text{ V}, 5\text{ V}, \text{ or } V_{DD}$	25°C	0.26	0.4		mA
			-40°C to +85°C		0.4		
			-40°C to +125°C		0.5		
I_{GND}	GND current		25°C	0.06			mA
$I_{DD(FA)}$	V_{DD} supply current under fault	$V_S = \pm 60\text{ V}$, $V_{DD} = 16.5\text{ V}$, $V_{SS} = -16.5\text{ V}$, $V_{SELX} = 0\text{ V}, 5\text{ V}, \text{ or } V_{DD}$	25°C	0.27	0.5		mA
			-40°C to +85°C		0.5		
			-40°C to +125°C		0.6		
$I_{SS(FA)}$	V_{SS} supply current under fault	$V_S = \pm 60\text{ V}$, $V_{DD} = 16.5\text{ V}$, $V_{SS} = -16.5\text{ V}$, $V_{SELX} = 0\text{ V}, 5\text{ V}, \text{ or } V_{DD}$	25°C	0.2	0.3		mA
			-40°C to +85°C		0.3		
			-40°C to +125°C		0.4		
$I_{GND(FA)}$	GND current under fault		25°C	0.15			mA

 (1) When V_S is positive, V_D is negative. And when V_S is negative, V_D is positive.

(2) When V_S is at a voltage potential, V_D is floating. And when V_D is at a voltage potential, V_S is floating.

7.7 ±20 V Dual Supply: Electrical Characteristics

$V_{DD} = +20\text{ V} \pm 10\%$, $V_{SS} = -20\text{ V} \pm 10\%$, $GND = 0\text{ V}$ (unless otherwise noted)

Typical at $V_{DD} = +20\text{ V}$, $V_{SS} = -20\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
R_{ON}	On-resistance	$V_S = -15\text{ V to } +15\text{ V}$ $I_D = -10\text{ mA}$	25°C	8.3	11		Ω
			-40°C to +85°C			14	
			-40°C to +125°C			17	
ΔR_{ON}	On-resistance mismatch between channels	$V_S = -15\text{ V to } +15\text{ V}$ $I_D = -10\text{ mA}$	25°C	0.06	0.35		Ω
			-40°C to +85°C			0.5	
			-40°C to +125°C			0.5	
R_{FLAT}	On-resistance flatness	$V_S = -15\text{ V to } +15\text{ V}$ $I_D = -10\text{ mA}$	25°C	0.015	0.4		Ω
			-40°C to +85°C			0.5	
			-40°C to +125°C			0.5	
R_{ON_DRIFT}	On-resistance drift	$V_S = 0\text{ V}$, $I_S = -10\text{ mA}$	-40°C to +125°C		0.04		$\Omega/^\circ\text{C}$
$I_{S(OFF)}$	Input leakage current ⁽¹⁾	$V_{DD} = 22\text{ V}$, $V_{SS} = -22\text{ V}$ Switch state is off $V_S = +15\text{ V} / -15\text{ V}$ $V_D = -15\text{ V} / +15\text{ V}$	25°C	-0.7	0.03	0.7	nA
			-40°C to +85°C			2	
			-40°C to +125°C			10	
$I_{D(OFF)}$	Output off leakage current ⁽¹⁾	$V_{DD} = 22\text{ V}$, $V_{SS} = -22\text{ V}$ Switch state is off $V_S = +15\text{ V} / -15\text{ V}$ $V_D = -15\text{ V} / +15\text{ V}$	25°C	-0.7	0.03	0.7	nA
			-40°C to +85°C			2	
			-40°C to +125°C			12	
$I_{S(ON)}$ $I_{D(ON)}$	Output on leakage current ⁽²⁾	$V_{DD} = 22\text{ V}$, $V_{SS} = -22\text{ V}$ Switch state is on $V_S = V_D = \pm 15\text{ V}$	25°C	-0.7	0.05	0.7	nA
			-40°C to +85°C			2	
			-40°C to +125°C			15	
FAULT CONDITION							
$I_{S(FA)}$	Input leakage current during overvoltage	$V_S = \pm 60\text{ V}$, $GND = 0\text{ V}$, $V_{DD} = 22\text{ V}$, $V_{SS} = -22\text{ V}$	-40°C to +125°C		±85		μA
$I_{S(FA)}$ Grounded	Input leakage current during overvoltage with grounded supply voltages	$V_S = \pm 60\text{ V}$, $GND = 0\text{ V}$, $V_{DD} = V_{SS} = 0\text{ V}$	-40°C to +125°C		±125		μA
$I_{S(FA)}$ Floating	Input leakage current during overvoltage with floating supply voltages	$V_S = \pm 60\text{ V}$, $GND = 0\text{ V}$, $V_{DD} = V_{SS} = \text{floating}$	-40°C to +125°C		±125		μA
$I_{D(FA)}$	Output leakage current during overvoltage	$V_S = \pm 60\text{ V}$, $GND = 0\text{ V}$, $V_{DD} = 22\text{ V}$, $V_{SS} = -22\text{ V}$, $-21\text{ V} \leq V_D \leq 22\text{ V}$	25°C	-50	±5	50	nA
			-40°C to +85°C			70	
			-40°C to +125°C			90	
$I_{D(FA)}$ Grounded	Output leakage current during overvoltage with grounded supply voltages	$V_S = \pm 60\text{ V}$, $GND = 0\text{ V}$, $V_{DD} = V_{SS} = 0\text{ V}$	25°C	-30	±10	30	nA
			-40°C to +85°C			50	
			-40°C to +125°C			90	
$I_{D(FA)}$ Floating	Output leakage current during overvoltage with floating supply voltages	$V_S = \pm 60\text{ V}$, $GND = 0\text{ V}$, $V_{DD} = V_{SS} = \text{floating}$	25°C		±2		μA
			-40°C to +85°C			±3	
			-40°C to +125°C			±4	

7.7 ±20 V Dual Supply: Electrical Characteristics (continued)

 $V_{DD} = +20\text{ V} \pm 10\%$, $V_{SS} = -20\text{ V} \pm 10\%$, $GND = 0\text{ V}$ (unless otherwise noted)

 Typical at $V_{DD} = +20\text{ V}$, $V_{SS} = -20\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
SWITCHING CHARACTERISTICS							
t_{ON}	Turn-on time	$V_S = 10\text{ V}$, $R_L = 300\ \Omega$, $C_L = 12\text{ pF}$	25°C	510	740		ns
			-40°C to +85°C		780		
			-40°C to +125°C		780		
t_{OFF}	Turn-off time	$V_S = 10\text{ V}$, $R_L = 300\ \Omega$, $C_L = 12\text{ pF}$	25°C	50	100		ns
			-40°C to +85°C		120		
			-40°C to +125°C		150		
$t_{RESPONSE}$	Fault response time	$R_L = 300\ \Omega$, $C_L = 12\text{ pF}$	25°C	150	400		ns
			-40°C to +85°C		430		
			-40°C to +125°C		450		
$t_{RECOVERY}$	Fault recovery time	$R_L = 300\ \Omega$, $C_L = 12\text{ pF}$	25°C	1100	4500		ns
			-40°C to +85°C		4900		
			-40°C to +125°C		4900		
$t_{RESPONSE(FLAG)}$	Fault flag response time	$R_L = 300\ \Omega$, $C_L = 12\text{ pF}$, $R_{PU} = 1\text{ k}\Omega$, $C_{L_FF} = 12\text{ pF}$	25°C	200			ns
$t_{RECOVERY(FLAG)}$	Fault flag recovery time	$R_L = 300\ \Omega$, $C_L = 12\text{ pF}$, $R_{PU} = 1\text{ k}\Omega$, $C_{L_FF} = 12\text{ pF}$	25°C	0.9			μs
t_{BBM}	Break-before-make time delay (TMUX7413F only)	$V_S = 10\text{ V}$, $R_L = 300\ \Omega$, $C_L = 12\text{ pF}$	-40°C to +125°C	80	120		ns
Q_J	Charge injection	$V_S = 0\text{ V}$, $C_L = 1\text{ nF}$	25°C	-330			pC
O_{ISO}	Off-isolation	$R_S = 50\ \Omega$, $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $V_S = 200\text{ mV}_{RMS}$, $V_{BIAS} = 0\text{ V}$, $f = 1\text{ MHz}$	25°C	-60			dB
X_{TALK}	Inter-channel crosstalk	$R_S = 50\ \Omega$, $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $V_S = 200\text{ mV}_{RMS}$, $V_{BIAS} = 0\text{ V}$, $f = 1\text{ MHz}$	25°C	-100			dB
BW	-3 dB bandwidth	$R_S = 50\ \Omega$, $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $V_S = 200\text{ mV}_{RMS}$, $V_{BIAS} = 0\text{ V}$	25°C	650			MHz
I_{LOSS}	Insertion loss	$R_S = 50\ \Omega$, $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $V_S = 200\text{ mV}_{RMS}$, $V_{BIAS} = 0\text{ V}$, $f = 1\text{ MHz}$	25°C	-0.7			dB
THD+N	Total harmonic distortion plus noise	$R_S = 50\ \Omega$, $R_L = 10\text{ k}\Omega$, $V_S = 20\text{ V}_{PP}$, $V_{BIAS} = 0\text{ V}$, $f = 20\text{ Hz to } 20\text{ kHz}$	25°C	0.0006			%
$C_{S(OFF)}$	Input off-capacitance	$f = 1\text{ MHz}$, $V_S = 0\text{ V}$	25°C	10			pF
$C_{D(OFF)}$	Output off-capacitance	$f = 1\text{ MHz}$, $V_S = 0\text{ V}$	25°C	12			pF
$C_{S(ON)}$ $C_{D(ON)}$	Input/Output on-capacitance	$f = 1\text{ MHz}$, $V_S = 0\text{ V}$	25°C	14			pF
POWER SUPPLY							
I_{DD}	V_{DD} supply current	$V_{DD} = 22\text{ V}$, $V_{SS} = -22\text{ V}$, $V_{SELx} = 0\text{ V}$, 5 V , or V_{DD}	25°C	0.32	0.5		mA
			-40°C to +85°C		0.5		
			-40°C to +125°C		0.6		
I_{SS}	V_{SS} supply current	$V_{DD} = 22\text{ V}$, $V_{SS} = -22\text{ V}$, $V_{SELx} = 0\text{ V}$, 5 V , or V_{DD}	25°C	0.26	0.4		mA
			-40°C to +85°C		0.4		
			-40°C to +125°C		0.5		
I_{GND}	GND current		25°C	0.06			mA
$I_{DD(FA)}$	V_{DD} supply current under fault	$V_S = \pm 60\text{ V}$, $V_{DD} = 22\text{ V}$, $V_{SS} = -22\text{ V}$, $V_{SELx} = 0\text{ V}$, 5 V , or V_{DD}	25°C	0.27	0.5		mA
			-40°C to +85°C		0.5		
			-40°C to +125°C		0.6		
$I_{SS(FA)}$	V_{SS} supply current under fault	$V_S = \pm 60\text{ V}$, $V_{DD} = 22\text{ V}$, $V_{SS} = -22\text{ V}$, $V_{SELx} = 0\text{ V}$, 5 V , or V_{DD}	25°C	0.2	0.3		mA
			-40°C to +85°C		0.3		
			-40°C to +125°C		0.4		
$I_{GND(FA)}$	GND current under fault		25°C	0.15			mA

 (1) When V_S is positive, V_D is negative. And when V_S is negative, V_D is positive.

- (2) When V_S is at a voltage potential, V_D is floating. And when V_D is at a voltage potential, V_S is floating.

7.8 12 V Single Supply: Electrical Characteristics

 $V_{DD} = +12\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $GND = 0\text{ V}$ (unless otherwise noted)

 Typical at $V_{DD} = +12\text{ V}$, $V_{SS} = 0\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
R_{ON}	On-resistance	$V_S = 0\text{ V to } 7.8\text{ V}$, $I_S = -10\text{ mA}$	25°C	8.3	11		Ω
			-40°C to +85°C			15	
			-40°C to +125°C			18	
ΔR_{ON}	On-resistance mismatch between channels	$V_S = 0\text{ V to } 7.8\text{ V}$, $I_S = -10\text{ mA}$	25°C	0.06	0.5		Ω
			-40°C to +85°C			0.6	
			-40°C to +125°C			0.7	
R_{FLAT}	On-resistance flatness	$V_S = 0\text{ V to } 7.8\text{ V}$, $I_S = -10\text{ mA}$	25°C	0.06	0.4		Ω
			-40°C to +85°C			0.5	
			-40°C to +125°C			0.5	
R_{ON_DRIFT}	On-resistance drift	$V_S = 6\text{ V}$, $I_S = -10\text{ mA}$	-40°C to +125°C	0.04			$\Omega/^\circ\text{C}$
$I_{S(OFF)}$	Input leakage current ⁽¹⁾	$V_{DD} = 13.2\text{ V}$, $V_{SS} = 0\text{ V}$ Switch state is off $V_S = 10\text{ V} / 1\text{ V}$ $V_D = 1\text{ V} / 10\text{ V}$	25°C	-0.7	0.03	0.7	nA
			-40°C to +85°C			-2	
			-40°C to +125°C			-10	
$I_{D(OFF)}$	Output off leakage current ⁽¹⁾	$V_{DD} = 13.2\text{ V}$, $V_{SS} = 0\text{ V}$ Switch state is off $V_S = 10\text{ V} / 1\text{ V}$ $V_D = 1\text{ V} / 10\text{ V}$	25°C	-0.7	0.03	0.7	nA
			-40°C to +85°C			-2	
			-40°C to +125°C			-12	
$I_{S(ON)}$ $I_{D(ON)}$	Output on leakage current ⁽²⁾	$V_{DD} = 13.2\text{ V}$, $V_{SS} = 0\text{ V}$ Switch state is on $V_S = V_D = 10\text{ V or } 1\text{ V}$	25°C	-0.7	0.05	0.7	nA
			-40°C to +85°C			-2	
			-40°C to +125°C			-14	
FAULT CONDITION							
$I_{S(FA)}$	Input leakage current during overvoltage	$V_S = \pm 60\text{ V}$, $GND = 0\text{ V}$, $V_{DD} = 13.2\text{ V}$, $V_{SS} = 0\text{ V}$	-40°C to +125°C		± 130		μA
$I_{S(FA)} \text{ Grounded}$	Input leakage current during overvoltage with grounded supply voltages	$V_S = \pm 60\text{ V}$, $GND = 0\text{ V}$, $V_{DD} = V_{SS} = 0\text{ V}$	-40°C to +125°C		± 125		μA
$I_{S(FA)} \text{ Floating}$	Input leakage current during overvoltage with floating supply voltages	$V_S = \pm 60\text{ V}$, $GND = 0\text{ V}$, $V_{DD} = V_{SS} = \text{floating}$	-40°C to +125°C		± 125		μA
$I_{D(FA)}$	Output leakage current during overvoltage	$V_S = \pm 60\text{ V}$, $GND = 0\text{ V}$, $V_{DD} = 13.2\text{ V}$, $V_{SS} = 0\text{ V}$ $1\text{ V} \leq V_D \leq 13.2\text{ V}$	25°C	-20	± 2	20	nA
			-40°C to +85°C			-30	
			-40°C to +125°C			-50	
$I_{D(FA)} \text{ Grounded}$	Output leakage current during overvoltage with grounded supply voltages	$V_S = \pm 60\text{ V}$, $GND = 0\text{ V}$, $V_{DD} = V_{SS} = 0\text{ V}$	25°C	-30	± 10	30	nA
			-40°C to +85°C			-50	
			-40°C to +125°C			-90	
$I_{D(FA)} \text{ Floating}$	Output leakage current during overvoltage with floating supply voltages	$V_S = \pm 60\text{ V}$, $GND = 0\text{ V}$, $V_{DD} = V_{SS} = \text{floating}$	25°C		± 2		μA
			-40°C to +85°C			± 3	
			-40°C to +125°C			± 4	

7.8 12 V Single Supply: Electrical Characteristics (continued)

 $V_{DD} = +12\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $GND = 0\text{ V}$ (unless otherwise noted)

 Typical at $V_{DD} = +12\text{ V}$, $V_{SS} = 0\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
SWITCHING CHARACTERISTICS							
t_{ON}	Turn-on time	$V_S = 8\text{ V}$, $R_L = 300\ \Omega$, $C_L = 12\text{ pF}$	25°C	410	660		ns
			-40°C to +85°C		750		
			-40°C to +125°C		750		
t_{OFF}	Turn-off time	$V_S = 8\text{ V}$, $R_L = 300\ \Omega$, $C_L = 12\text{ pF}$	25°C	85	200		ns
			-40°C to +85°C		210		
			-40°C to +125°C		210		
$t_{RESPONSE}$	Fault response time	$R_L = 300\ \Omega$, $C_L = 12\text{ pF}$	25°C	500	600		ns
			-40°C to +85°C		650		
			-40°C to +125°C		700		
$t_{RECOVERY}$	Fault recovery time	$R_L = 300\ \Omega$, $C_L = 12\text{ pF}$	25°C	850	2400		ns
			-40°C to +85°C		2900		
			-40°C to +125°C		2900		
$t_{RESPONSE(FLAG)}$	Fault flag response time	$R_L = 300\ \Omega$, $C_L = 12\text{ pF}$, $R_{PU} = 1\text{ k}\Omega$, $C_{L_FF} = 12\text{ pF}$	25°C	105			ns
$t_{RECOVERY(FLAG)}$	Fault flag recovery time	$R_L = 300\ \Omega$, $C_L = 12\text{ pF}$, $R_{PU} = 1\text{ k}\Omega$, $C_{L_FF} = 12\text{ pF}$	25°C	0.8			μs
t_{BBM}	Break-before-make time delay (TMUX7413F only)	$V_S = 8\text{ V}$, $R_L = 300\ \Omega$, $C_L = 12\text{ pF}$	25°C	80	120		ns
Q_J	Charge injection	$V_S = 6\text{ V}$, $C_L = 1\text{ nF}$	25°C	-230			pC
O_{ISO}	Off-isolation	$R_S = 50\ \Omega$, $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $V_S = 200\text{ mV}_{RMS}$, $V_{BIAS} = 0\text{ V}$, $f = 1\text{ MHz}$	25°C	-53			dB
X_{TALK}	Crosstalk	$R_S = 50\ \Omega$, $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $V_S = 200\text{ mV}_{RMS}$, $V_{BIAS} = 0\text{ V}$, $f = 1\text{ MHz}$	25°C	-100			dB
BW	-3 dB bandwidth	$R_S = 50\ \Omega$, $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $V_S = 200\text{ mV}_{RMS}$, $V_{BIAS} = 0\text{ V}$	25°C	620			MHz
I_{LOSS}	Insertion loss	$R_S = 50\ \Omega$, $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $V_S = 200\text{ mV}_{RMS}$, $V_{BIAS} = 0\text{ V}$, $f = 1\text{ MHz}$	25°C	-0.7			dB
THD+N	Total harmonic distortion plus noise	$R_S = 50\ \Omega$, $R_L = 10\text{ k}\Omega$, $V_S = 6\text{ V}_{PP}$, $V_{BIAS} = 6\text{ V}$, $f = 20\text{ Hz to } 20\text{ kHz}$	25°C	0.0007			%
$C_{S(OFF)}$	Input off-capacitance	$f = 1\text{ MHz}$, $V_S = 6\text{ V}$	25°C	11			pF
$C_{D(OFF)}$	Output off-capacitance	$f = 1\text{ MHz}$, $V_S = 6\text{ V}$	25°C	13			pF
$C_{S(ON)}$ $C_{D(ON)}$	Input/Output on-capacitance	$f = 1\text{ MHz}$, $V_S = 6\text{ V}$	25°C	16			pF
POWER SUPPLY							
I_{DD}	V_{DD} supply current	$V_{DD} = 13.2\text{ V}$, $V_{SS} = 0\text{ V}$, $V_{SELx} = 0\text{ V}$, 5 V , or V_{DD}	25°C	0.3	0.5		mA
			-40°C to +85°C		0.5		
			-40°C to +125°C		0.6		mA
I_{GND}	GND current	$V_{DD} = 13.2\text{ V}$, $V_{SS} = 0\text{ V}$, $V_{SELx} = 0\text{ V}$, 5 V , or V_{DD}	25°C	0.06			mA
$I_{DD(FA)}$	V_{DD} supply current under fault	$V_S = \pm 60\text{ V}$, $V_{DD} = 13.2\text{ V}$, $V_{SS} = 0\text{ V}$, $V_{SELx} = 0\text{ V}$, 5 V , or V_{DD}	25°C	0.25	0.5		mA
			-40°C to +85°C		0.5		
			-40°C to +125°C		0.6		
$I_{GND(FA)}$	GND current under fault		25°C	0.15			mA

 (1) When V_S is 10 V, V_D is 1 V. Or when V_S is 1 V, V_D is 10 V.

 (2) When V_S is at a voltage potential, V_D is floating. Or when V_D is at a voltage potential, V_S is floating.

7.9 36 V Single Supply: Electrical Characteristics

 $V_{DD} = +36\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $GND = 0\text{ V}$ (unless otherwise noted)

 Typical at $V_{DD} = +36\text{ V}$, $V_{SS} = 0\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
ANALOG SWITCH							
R_{ON}	On-resistance	$V_S = 0\text{ V to }30\text{ V}$, $I_S = -10\text{ mA}$	25°C	8.3	11		Ω
			-40°C to +85°C			14	
			-40°C to +125°C			17	
ΔR_{ON}	On-resistance mismatch between channels	$V_S = 0\text{ V to }30\text{ V}$, $I_S = -10\text{ mA}$	25°C	0.06	0.5		Ω
			-40°C to +85°C			0.6	
			-40°C to +125°C			0.7	
R_{FLAT}	On-resistance flatness	$V_S = 0\text{ V to }30\text{ V}$, $I_S = -10\text{ mA}$	25°C	0.07	0.4		Ω
			-40°C to +85°C			0.5	
			-40°C to +125°C			0.5	
R_{ON_DRIFT}	On-resistance drift	$V_S = 18\text{ V}$, $I_S = -1\text{ mA}$	-40°C to +125°C	0.04			$\Omega/^\circ\text{C}$
$I_{S(OFF)}$	Input leakage current ⁽¹⁾	$V_{DD} = 39.6\text{ V}$, $V_{SS} = 0\text{ V}$ Switch state is off $V_S = 30\text{ V} / 1\text{ V}$ $V_D = 1\text{ V} / 30\text{ V}$	25°C	-0.7	0.05	0.7	nA
			-40°C to +85°C	-2		2	
			-40°C to +125°C	-10		10	
$I_{D(OFF)}$	Output off leakage current ⁽¹⁾	$V_{DD} = 39.6\text{ V}$, $V_{SS} = 0\text{ V}$ Switch state is off $V_S = 30\text{ V} / 1\text{ V}$ $V_D = 1\text{ V} / 30\text{ V}$	25°C	-0.7	0.05	0.7	nA
			-40°C to +85°C	-2		2	
			-40°C to +125°C	-12		12	
$I_{S(ON)}$ $I_{D(ON)}$	Output on leakage current ⁽²⁾	$V_{DD} = 39.6\text{ V}$, $V_{SS} = 0\text{ V}$ Switch state is on $V_S = V_D = 30\text{ V or }1\text{ V}$	25°C	-0.7	0.1	0.7	nA
			-40°C to +85°C	-2		2	
			-40°C to +125°C	-15		15	
FAULT CONDITION							
$I_{S(FA)}$	Input leakage current during overvoltage	$V_S = 60 / -40\text{ V}$, $V_{DD} = 39.6\text{ V}$, $V_{SS} = 0\text{ V}$, $GND = 0\text{ V}$	-40°C to +125°C	± 90			μA
$I_{S(FA)} \text{ Grounded}$	Input leakage current during overvoltage with grounded supply voltages	$V_S = \pm 60\text{ V}$, $V_{DD} = V_{SS} = 0\text{ V}$, $GND = 0\text{ V}$	-40°C to +125°C	± 125			μA
$I_{S(FA)} \text{ Floating}$	Input leakage current during overvoltage with floating supply voltages	$V_S = \pm 60\text{ V}$, $V_{DD} = V_{SS} = \text{floating}$, $GND = 0\text{ V}$,	-40°C to +125°C	± 125			μA
$I_{D(FA)}$	Output leakage current during overvoltage	$V_S = 60 / -40\text{ V}$, $V_{DD} = 39.6\text{ V}$, $V_{SS} = 0$, $GND = 0\text{ V}$ $1\text{ V} \leq V_D \leq 39.6\text{ V}$	25°C	-20	± 2	20	nA
			-40°C to +85°C	-30		30	
			-40°C to +125°C	-60		60	
$I_{D(FA)} \text{ Grounded}$	Output leakage current during overvoltage with grounded supply voltages	$V_S = \pm 60\text{ V}$, $GND = 0\text{ V}$, $V_{DD} = V_{SS} = 0\text{ V}$	25°C	-30	± 10	30	nA
			-40°C to +85°C	-50		50	
			-40°C to +125°C	-90		90	
$I_{D(FA)} \text{ Floating}$	Output leakage current during overvoltage with floating supply voltages	$V_S = \pm 60\text{ V}$, $GND = 0\text{ V}$, $V_{DD} = V_{SS} = \text{floating}$	25°C	± 2			μA
			-40°C to +85°C	± 3			
			-40°C to +125°C	± 4			

7.9 36 V Single Supply: Electrical Characteristics (continued)


$V_{DD} = +36\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $GND = 0\text{ V}$ (unless otherwise noted)
 Typical at $V_{DD} = +36\text{ V}$, $V_{SS} = 0\text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
SWITCHING CHARACTERISTICS							
t_{ON}	Turn-on time	$V_S = 18\text{ V}$, $R_L = 300\ \Omega$, $C_L = 12\text{ pF}$	25°C	450	750		ns
			–40°C to +85°C		830		
			–40°C to +125°C		930		
t_{OFF}	Turn-off time	$V_S = 18\text{ V}$, $R_L = 300\ \Omega$, $C_L = 12\text{ pF}$	25°C	100	210		ns
			–40°C to +85°C		230		
			–40°C to +125°C		230		
$t_{RESPONSE}$	Fault response time	$R_L = 300\ \Omega$, $C_L = 12\text{ pF}$	25°C	150	310		ns
			–40°C to +85°C		330		
			–40°C to +125°C		350		
$t_{RECOVERY}$	Fault recovery time	$R_L = 300\ \Omega$, $C_L = 12\text{ pF}$	25°C	1100	2200		ns
			–40°C to +85°C		2700		
			–40°C to +125°C		2700		
$t_{RESPONSE(FLAG)}$	Fault flag response time	$R_L = 300\ \Omega$, $C_L = 12\text{ pF}$, $R_{PU} = 1\text{ k}\Omega$, $C_{L_FF} = 12\text{ pF}$	25°C		120		ns
$t_{RECOVERY(FLAG)}$	Fault flag recovery time	$R_L = 300\ \Omega$, $C_L = 12\text{ pF}$, $R_{PU} = 1\text{ k}\Omega$, $C_{L_FF} = 12\text{ pF}$	25°C		0.6		μs
t_{BBM}	Break-before-make time delay (TMUX7413F only)	$V_S = 18\text{ V}$, $R_L = 300\ \Omega$, $C_L = 12\text{ pF}$	25°C	80	120		ns
Q_J	Charge injection	$V_S = 18\text{ V}$, $C_L = 1\text{ nF}$	25°C		–330		pC
O_{ISO}	Off-isolation	$R_S = 50\ \Omega$, $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $V_S = 200\text{ mV}_{RMS}$, $V_{BIAS} = 6\text{ V}$, $f = 1\text{ MHz}$	25°C		–53		dB
X_{TALK}	Crosstalk	$R_S = 50\ \Omega$, $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $V_S = 200\text{ mV}_{RMS}$, $V_{BIAS} = 6\text{ V}$, $f = 1\text{ MHz}$	25°C		–100		dB
BW	–3 dB bandwidth	$R_S = 50\ \Omega$, $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $V_S = 200\text{ mV}_{RMS}$, $V_{BIAS} = 6\text{ V}$	25°C		650		MHz
I_{LOSS}	Insertion loss	$R_S = 50\ \Omega$, $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $V_S = 200\text{ mV}_{RMS}$, $V_{BIAS} = 6\text{ V}$, $f = 1\text{ MHz}$	25°C		–0.7		dB
THD+N	Total harmonic distortion plus noise	$R_S = 50\ \Omega$, $R_L = 10\text{ k}\Omega$, $V_S = 18\text{ V}_{PP}$, $V_{BIAS} = 18\text{ V}$, $f = 20\text{ Hz to } 20\text{ kHz}$	25°C		0.0006		%
$C_{S(OFF)}$	Input off-capacitance	$f = 1\text{ MHz}$, $V_S = 18\text{ V}$	25°C		12		pF
$C_{D(OFF)}$	Output off-capacitance	$f = 1\text{ MHz}$, $V_S = 18\text{ V}$	25°C		14		pF
$C_{S(ON)}$ $C_{D(ON)}$	Input/Output on-capacitance	$f = 1\text{ MHz}$, $V_S = 18\text{ V}$	25°C		16		pF
POWER SUPPLY							
I_{DD}	V_{DD} supply current	$V_{DD} = 39.6\text{ V}$, $V_{SS} = 0\text{ V}$, $V_{SELx} = 0\text{ V}, 5\text{ V}, \text{ or } V_{DD}$	25°C	0.3	0.5		mA
			–40°C to +85°C			0.5	
			–40°C to +125°C			0.6	
I_{GND}	GND current		25°C	0.06			mA
$I_{DD(FA)}$	V_{DD} supply current under fault	$V_S = 60 / -40\text{ V}$, $V_{DD} = 39.6\text{ V}$, $V_{SS} = 0\text{ V}$, $V_{SELx} = 0\text{ V}, 5\text{ V}, \text{ or } V_{DD}$	25°C	0.25	0.5		mA
			–40°C to +85°C			0.5	
			–40°C to +125°C			0.6	
$I_{GND(FA)}$	GND current under fault		25°C	0.1			mA

- When V_S is 30 V, V_D is 1 V. Or when V_S is 1 V, V_D is 30 V.
- When V_S is at a voltage potential, V_D is floating. Or when V_D is at a voltage potential, V_S is floating.


7.10 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $V_{DD} = 15\text{ V}$, and $V_{SS} = -15\text{ V}$ (unless otherwise noted)




Dual Supply Voltages

Figure 7-1. On-Resistance vs Source or Drain Voltage




Dual Supply Flat Ron Region

Figure 7-2. On-Resistance vs Source or Drain Voltage




Flattest R_{ON} region for all supply voltages shown

Figure 7-3. On-Resistance vs Source or Drain Voltage




$\pm 15\text{ V}$ Supply Flattest Ron Region

Figure 7-4. On-Resistance vs Source or Drain Voltage



$\pm 20\text{ V}$ Supply Flattest Ron Region

Figure 7-5. On-Resistance vs Source or Drain Voltage




Single Supply Voltages

Figure 7-6. On-Resistance vs Source or Drain Voltage


7.10 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{DD} = 15\text{ V}$, and $V_{SS} = -15\text{ V}$ (unless otherwise noted)




Single Supply Flat Ron Region

Fig 7-7. On-Resistance vs Source or Drain Voltage




12 V V_{DD} Flat Ron Region

Fig 7-8. On-Resistance vs Source or Drain Voltage




Single Supply Voltages

Fig 7-9. On-Resistance vs Source or Drain Voltage




Single Supply Flat Ron Region

Fig 7-10. On-Resistance vs Source or Drain Voltage



36 V V_{DD} Flat Ron Region

Fig 7-11. On-Resistance vs Source or Drain Voltage




44 V V_{DD} Flat Ron Region


Fig 7-12. On-Resistance vs Source or Drain Voltage

7.10 Typical Characteristics (continued)


at $T_A = 25^\circ\text{C}$, $V_{DD} = 15\text{ V}$, and $V_{SS} = -15\text{ V}$ (unless otherwise noted)




7-13. Leakage Current vs Temperature




7-14. Leakage Current vs Temperature




7-15. Leakage Current vs Temperature



7-16. Leakage Current vs Temperature




7-17. Leakage Current vs Temperature



7-18. Leakage Current vs Temperature


7.10 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{DD} = 15\text{ V}$, and $V_{SS} = -15\text{ V}$ (unless otherwise noted)




±15 V Dual Supply

7-19. $I_{D(FA)}$ Overvoltage Leakage Current vs Temperature




±20 V Dual Supply

7-20. $I_{D(FA)}$ Overvoltage Leakage Current vs Temperature




$V_{DD} = 12\text{ V}$ Single Supply

7-21. $I_{D(FA)}$ Overvoltage Leakage Current vs Temperature




$V_{DD} = 36\text{ V}$ Single Supply

7-22. $I_{D(FA)}$ Overvoltage Leakage Current vs Temperature



±15 V Dual Supply


7-23. $I_{S(FA)}$ Overvoltage Leakage Current vs Temperature




7-24. THD+N vs Frequency

7.10 Typical Characteristics (continued)


at $T_A = 25^\circ\text{C}$, $V_{DD} = 15\text{ V}$, and $V_{SS} = -15\text{ V}$ (unless otherwise noted)




7-25. Charge Injection vs Source Voltage – Dual Supply




7-26. Charge Injection vs Source Voltage – Single Supply




7-27. t_{ON} and t_{OFF} vs Source Voltage



7-28. t_{ON} and t_{OFF} vs Temperature



7-29. Crosstalk and Off Isolation vs Frequency



7-30. Insertion Loss vs Frequency

7.10 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{DD} = 15\text{ V}$, and $V_{SS} = -15\text{ V}$ (unless otherwise noted)




Figure 7-31. Threshold Voltage vs Temperature






Figure 7-32. Fault Response and Recovery




50 V/μs Ramp Rate

Figure 7-33. Drain Output Response – Positive Overvoltage




4 V/μs Ramp Rate

Figure 7-34. Drain Output Response – Positive Overvoltage



50 V/μs Ramp Rate

Figure 7-35. Drain Output Response – Negative Overvoltage




4 V/μs Ramp Rate


Figure 7-36. Drain Output Response – Negative Overvoltage

7.10 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{DD} = 15\text{ V}$, and $V_{SS} = -15\text{ V}$ (unless otherwise noted)




7-37. Drain Output Recovery – Positive Overvoltage




7-38. Drain Output Recovery – Negative Overvoltage

8 Parameter Measurement Information


8.1 On-Resistance


The on-resistance of the TMUX7411F, TMUX7412F, and TMUX7413F is the ohmic resistance across the source (Sx) and drain (Dx) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance.  shows the measurement setup used to measure R_{ON} . ΔR_{ON} represents the difference between the R_{ON} of any two channels, while R_{ON_FLAT} denotes the flatness that is defined as the difference between the maximum and minimum value of on-resistance measured over the specified analog signal range.



 **8-1. On-Resistance Measurement Setup**

8.2 Turn-On and Turn-Off Time

Turn-on time (t_{ON}) is defined as the time taken by the output of the TMUX7411F, TMUX7412F, and TMUX7413F to rise to a 90% final value after the SELx signal has past the 50% threshold. Turn off time (t_{OFF}) is defined as the time taken by the output of the TMUX7411F, TMUX7412F, and TMUX7413F to fall to a 10% initial value after the SELx signal has past the 50% threshold.  shows the setup used to measure t_{ON} and t_{OFF} .



 **8-2. t_{ON} and t_{OFF} Measurement Setup**

8.3 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

1. Source off-leakage current $I_{S(OFF)}$: the leakage current flowing into or out of the source pin when the switch is off.
2. Drain off-leakage current $I_{D(OFF)}$: the leakage current flowing into or out of the drain pin when the switch is off.

Figure 8-3 shows the setup used to measure both off-leakage currents.




Figure 8-3. Off-Leakage Measurement Setup

8.4 On-Leakage Current

Source on-leakage current ($I_{S(ON)}$) and drain on-leakage current ($I_{D(ON)}$) denote the channel leakage currents when the switch is in the on state. $I_{S(ON)}$ is measured with the drain floating, while $I_{D(ON)}$ is measured with the source floating. Figure 8-4 shows the circuit used for measuring the on-leakage currents.






Figure 8-4. On-Leakage Measurement Setup

8.5 Input and Output Leakage Current Under Overvoltage Fault

If any of the source pin voltage goes above the supplies (V_{DD} or V_{SS}) by one threshold voltage (V_T), then the overvoltage protection feature of the TMUX7411F, TMUX7412F, and TMUX7413F is triggered to turn off the switch under fault, keeping the fault channel in a high-impedance state. $I_{S(FA)}$ and $I_{D(FA)}$ denotes the input and output leakage current under overvoltage fault conditions, respectively. When the overvoltage fault occurs, the supply (or supplies) can either be in normal operating condition (☒ 8-5) or abnormal operating condition (☒ 8-6). During abnormal operating condition, the supply (or supplies) can either be unpowered ($V_{DD} = V_{SS} = 0\text{ V}$) or floating ($V_{DD} = V_{SS} = \text{no connection}$), and remains within the leakage performance specifications.



☒ 8-5. Measurement Setup for Input and Output Leakage Current under Overvoltage Fault with Normal Supplies



☒ 8-6. Measurement Setup for Input and Output Leakage Current under Overvoltage Fault with Unpowered or Floating Supplies

8.6 Fault Response Time

Fault response time (t_{RESPONSE}) measures the delay between the source voltage exceeding the supply voltage (V_{DD} or V_{SS}) by 0.5 V and the drain voltage failing to 90% of the fault supply voltage exceeded. [Figure 8-7](#) shows the setup used to measure t_{RESPONSE} .




Figure 8-7. Fault Response Time Measurement Setup

8.7 Fault Recovery Time

Fault recovery time (t_{RECOVERY}) measures the delay between the source voltage falling from overvoltage condition to below supply voltage (V_{DD} or V_{SS}) plus 0.5 V and the drain voltage rising from 0 V to 50% of the fault supply voltage exceeded. [Figure 8-8](#) shows the setup used to measure t_{RECOVERY} .






Figure 8-8. Fault Recovery Time Measurement Setup


8.8 Fault Flag Response Time


Fault flag response time ($t_{\text{RESPONSE(FLAG)}}$) measures the delay between the source voltage exceeding the fault supply voltage (V_{DD} or V_{SS}) by 0.5 V and the general fault flag (FF) pin to go below 10% of its original value.  8-9 shows the setup used to measure $t_{\text{RESPONSE(FLAG)}}$.



 8-9. Fault Flag Response Time Measurement Setup


8.9 Fault Flag Recovery Time


Fault flag recovery time ($t_{\text{RECOVERY(FLAG)}}$) measures the delay between the source voltage falling from overvoltage condition to below fault supply voltage (V_{DD} or V_{SS}) plus 0.5 V and the general fault flag (FF) pin to rise above 3 V with 5 V external pull-up.  8-10 shows the setup used to measure $t_{\text{RECOVERY(FLAG)}}$.



 8-10. Fault Flag Recovery Time Measurement Setup


8.10 Charge Injection


Charge injection is a measure of the glitch impulse transferred from the logic input to the signal path during logic pin switching, and is denoted by the symbol Q_{INJ} .  8-11 shows the setup used to measure charge injection from the source to drain.



 8-11. Charge-Injection Measurement Setup

8.11 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (Dx) of the device when a signal is applied to the source pin (Sx) of an off-channel.  8-12 shows the setup used to measure off isolation.




$$\text{Off Isolation} = 20 \times \text{Log} \frac{V_{OUT}}{V_S}$$

 8-12. Off Isolation Measurement Setup

8.12 Inter-Channel Crosstalk

Figure 8-13 shows how the inter-channel crosstalk ($X_{TALK(INTER)}$) measures the voltage at the source pin (S_x) of a switch channel when a signal is applied at the source pin of an different switch channel.




$$\text{Inter - channel Crosstalk} = 20 \times \text{Log} \frac{V_{OUT}}{V_S}$$

Figure 8-13. Inter-Channel Crosstalk Measurement Setup

8.13 Bandwidth

Bandwidth (BW) is defined as the range of frequencies that are attenuated by < 3 dB when the input is applied to the source pin (S_x) of an on-channel, and the output is measured at the drain pin (D_x) of the device. Figure 8-14 shows the setup used to measure bandwidth of the switch.



$$\text{Bandwidth} = 20 \times \text{Log} \frac{V_{OUT}}{V_S}$$

Figure 8-14. Bandwidth Measurement Setup

8.14 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the switch output. The on-resistance of the device varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD+N. [Figure 8-15](#) shows the setup used to measure THD+N of the devices.





Figure 8-15. THD+N Measurement Setup

9 Detailed Description

9.1 Overview

The TMUX741xF devices are 44-V fault protected switches in a 1:1, 4 channel configuration. The devices work well with dual supplies (± 5 V to ± 22 V), a single supply (8 V to 44 V), or asymmetric supplies (such as $V_{DD} = 15$ V, $V_{SS} = -5$ V). The overvoltage protection feature on the source pins works under powered and powered-off conditions, allowing for use in harsh industrial environments. The powered-off condition includes floating power supplies, grounded power supplies, or power supplies at any level that are below the undervoltage (UV) threshold.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Flat ON-Resistance

The TMUX7411F, TMUX7412F, and TMUX7413F are designed with a special switch architecture to produce ultra-flat on-resistance (R_{ON}) across most of the switch input operation region. The flat R_{ON} response allows the device to be used in precision sensor applications since the R_{ON} is controlled regardless of the signals sampled. The architecture is implemented without a charge pump so no unwanted noise is produced from the device to affect sampling accuracy.

9.3.2 Protection Features

The TMUX7411F, TMUX7412F, and TMUX7413F offer a number of protection features to enable robust system implementations.

9.3.2.1 Input Voltage Tolerance

The maximum voltage that can be applied to any source input pin is +60 V or -60 V, allowing the device to handle typical voltage fault condition in industrial applications. Caution: the device has different maximum stress ratings across different pin combinations and are defined as the following:

1. Between source pins and supply rails: 85 V

For example, if the device is powered by V_{DD} supply of 25 V, then the maximum negative signal level on any source pin is -60 V. If the device is powered by V_{DD} supply of 40 V, then the maximum negative signal level on any source pin is reduced to -45 V to maintain the 85 V maximum rating across the source pin and the supply.

2. Between source pins and the same drain pins: 85 V

For example, if channel S1 is ON and an overvoltage voltage fault of -60 V occurs on the source pin, then the maximum positive voltage signal level driven on the drain pin channel D1 is 25 V to maintain the 85 V maximum rating across the source pin and the drain pin.

9.3.2.2 Powered-Off Protection

When the supplies of TMUX7411F, TMUX7412F, and TMUX7413F are removed ($V_{DD}/V_{SS} = 0$ V or floating), the source (Sx) pins of the device remain in high impedance (Hi-Z) state, and the device performance remains within the leakage performance. Powered-off protection minimizes system complexity by removing the need to control power supply sequencing of the system. The feature prevents errant voltages on the input source pins from reaching the rest of the system and maintains isolation when the system is powering up. Without powered-off protection, signals on the input source pins can back-power the supply rails through internal ESD diodes and cause potential damage to the system.

A GND reference must always be present to ensure proper operation. Source and drain voltage levels of up to ± 60 V are blocked in the powered-off condition.

9.3.2.3 Fail-Safe Logic

Fail-safe logic circuitry allows voltages on the logic control pins to be applied before the supply pins, protecting the device from potential damage. The switch is specified to be in the OFF state, regardless of the state of the logic signals. The logic inputs are protected against positive faults of up to +44 V in powered-off condition, but do not offer protection against negative overvoltage condition.

Fail-safe logic also allows the TMUX741xF devices to interface with a voltage greater than V_{DD} during normal operation to add maximum flexibility in system design. For example, with a V_{DD} of = 15 V, the logic control pins could be connected to +24 V for a logic high signal which allows different types of signals, such as analog feedback voltages, to be used when controlling the logic inputs. Regardless of the supply voltage, the logic inputs can be interfaced as high as 44 V.

9.3.2.4 Overvoltage Protection and Detection

The TMUX7411F, TMUX7412F, and TMUX7413F detect overvoltage inputs by comparing the voltage on a source pin (Sx) with the supplies (V_{DD} and V_{SS}). A signal is considered overvoltage if it exceeds the supply voltages by the threshold voltage (V_T).

The switch automatically turns OFF regardless of the logic controls when an overvoltage is detected. The source pin becomes high impedance and ensures only small leakage current flows through the switch. The drain pin (Dx) is left floating when the fault channel is selected by the logic control. For example, if the source voltage exceeds V_{DD} or V_{SS} , then the drain output is left floating and the circuit connected to the drain pin, such as R_L and C_L , determines the final voltage.

9.3.2.5 ESD Protection

All pins on the TMUX7411F, TMUX7412F, and TMUX7413F support HBM ESD protection level up to ± 6 kV, which helps prevent the device from being damaged by ESD events during manufacturing process.

The drain pins (Dx) have internal ESD protection diodes to the supplies V_{DD} and V_{SS} , therefore the voltage at the drain pins must not exceed the supply voltages to prevent excessive diode current. The source pins have specialized ESD protection that allows the signal voltage to reach ± 60 V regardless of the supply voltage level. Exceeding ± 60 V on any source input may damage the ESD protection circuitry on the device and cause the device to malfunction if the damage is excessive.


9.3.2.6 Latch-Up Immunity

Latch-up is a condition where a low impedance path is created between a supply pin and ground. This condition is caused by a trigger (current injection or overvoltage), but once activated, the low impedance path remains even after the trigger is no longer present. This low impedance path may cause system upset or catastrophic damage due to excessive current levels. The latch-up condition typically requires a power cycle to eliminate the low impedance path.


In the TMUX7411F, TMUX7412F, and TMUX7413F devices, an insulating oxide layer is placed on top of the silicon substrate to prevent any parasitic junctions from forming. As a result, the devices are latch-up immune under all circumstances by device construction.

9.3.2.7 EMC Protection

The TMUX7411F, TMUX7412F, and TMUX7413F are not intended for standalone electromagnetic compatibility (EMC) protection in industrial applications. There are three common high voltage transient specifications that govern industrial high voltage transient specification: IEC61000-4-2 (ESD), IEC61000-4-4 (EFT), and IEC61000-4-5 (surge immunity). A transient voltage suppressor (TVS), along with some low-value series current limiting resistor, are required to prevent source input voltages from going above the rated ± 60 V limits.

When selecting a TVS protection device, it is critical to ensure that the maximum working voltage is greater than both the normal operating range of the input source pins to be protected and any known system common-mode overvoltage that may be present due to miswiring, loss of power, or short circuit.  9-1 shows an example of the proper design window when selecting a TVS device.

Region 1 denotes normal operation region of TMUX7411F, TMUX7412F, and TMUX7413F, where the input source voltages stay below the supplies V_{DD} and V_{SS} . Region 2 represents the range of possible persistent DC (or long duration AC overvoltage fault) presented on the source input pins. Region 3 represents the margin between any known DC overvoltage level and the absolute maximum rating of the TMUX741xF. The TVS breakdown voltage must be selected to be less than the absolute maximum rating of the TMUX7411F, TMUX7412F, and TMUX7413F, but greater than any known possible persistent DC or long duration AC overvoltage fault to avoid triggering the TVS inadvertently. Region 4 represents the margin system designers must impose when selecting the TVS protection device to prevent accidental triggering of ESD cells of the TMUX7411F, TMUX7412F, and TMUX7413F devices.



 9-1. System Operation Regions and Proper Region of Selecting a TVS Protection Device

9.3.3 Overvoltage Fault Flags

The voltages on the source input pins of the TMUX7411F, TMUX7412F, and TMUX7413F are continuously monitored, and the status of whether an overvoltage condition occurs is indicated by an active low general fault flag (FF). The voltage on the FF pin indicates if any of the source input pins are experiencing an overvoltage condition. If any source pin voltage exceeds the fault supply voltages by a V_T , the FF output is pulled-down to below V_{OL} .

The FF pin is an open-drain output and an external pull-up resistor of 1 k Ω is recommended. The pull-up voltage can be in the range of 1.8 V to 5.5 V, depending on the controller voltage the device interfaces with.

9.3.4 Bidirectional Operation

The TMUX7411F, TMUX7412F, and TMUX7413F conduct equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). However, it is noted that the overvoltage protection is implemented only on the source (Sx) side. The voltage on the drain is only allowed to swing between V_{DD} and V_{SS} and no overvoltage protection is available on the drain side.

The flatest on-resistance region extends from V_{SS} to roughly 3 V below V_{DD} . Once the signal is within 3 V of V_{DD} the on-resistance will exponentially increase and may impact desired signal transmission.

9.4 Device Functional Modes

The TMUX7411F, TMUX7412F, and TMUX7413F offer two modes of operation (normal mode and fault mode) depending on whether any of the input pins experience an overvoltage condition.

9.4.1 Normal Mode

Signals of up to V_{DD} and V_{SS} can be passed through the switch from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx) in normal mode operation. As provided in 表 9-1, 表 9-2, and 表 9-3, the select pins (SELx) determine which switch path to turn on. The following conditions must be satisfied for the switch to stay in the ON condition:

- The difference between the supplies ($V_{DD} - V_{SS}$) must be greater than or equal to 8 V.
- The input signals on the source (Sx) or the drain (Dx) must be between $V_{DD} + V_T$ and $V_{SS} - V_T$.
- The select control logic (SELx) must have selected the switch.

9.4.2 Fault Mode

The TMUX7411F, TMUX7412F, and TMUX7413F enter into fault mode when any of the input signals on the source (Sx) pins exceed V_{DD} or V_{SS} by a threshold voltage V_T . Under the overvoltage condition, the switch input experiencing the fault automatically turns off regardless of the logic status, and the source pin becomes high impedance with negligible amount of leakage current flowing through the switch. When the fault channel is turned-on by the select control logic (SELx), the drain pin (Dx) left floating and the final voltage is determined by the circuitry connected to the drain pin.

In the fault mode, the general fault flag (FF) is asserted low.

The overvoltage protection is provided only for the source (Sx) input pins. The drain (Dx) pin, if used as signal input, must stay in between V_{DD} and V_{SS} at all time since no overvoltage protection is implemented on the drain pin.

9.4.3 Truth Tables

表 9-1, 表 9-2, and 表 9-3 show the truth tables for the TMUX7411F, TMUX7412F, and TMUX7413F, respectively. Each switch is independently controlled by its own select pin.

表 9-1. TMUX7411F Truth Table

SELx	Switch x (S1 to S4)
0	Channel x ON
1	Channel x OFF

表 9-2. TMUX7412F Truth Table

SELx	Switch x (S1 to S4)
0	Channel x OFF
1	Channel x ON

表 9-3. TUMUX7413F Truth Table

SELx	STATE
0	Switch 1, 4 OFF Switch 2, 3 ON
1	Switch 1, 4 ON Switch 2, 3 OFF

If unused, SELx pins must be tied to GND to ensure the device does not consume additional current as highlighted in [Implications of Slow or Floating CMOS Inputs](#). Unused signal path inputs (Sx or Dx) should be connected to GND.

10 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。


10.1 Application Information

The TMUX7411F, TMUX7412F, and TMUX7413F are part of the fault protected switches and multiplexers family of devices. The ability to protect downstream components from overvoltage events up to $\pm 60\text{ V}$ and latch-up immunity features makes these switches and multiplexers suitable for harsh environments.

10.2 Typical Application

The need to monitor remote sensors is common among factory automation control systems. For example, an analog input module or mixed module (AI, AO, DI, and DO) of a programmable logic controller (PLC) will interface to a field transmitter to monitor various process sensors at remote locations around the factory. A switch or multiplexer is often used to connect multiple inputs from the system and reduce the number of downstream channels.

There are a number of fault cases that may occur that can be damaging to many of the integrated circuits. Such fault conditions may include, but are not limited to, human error from wiring the connections incorrectly, component failure, wire shorts, electromagnetic interference (EMI), transient disturbances, and more.



10-1. Typical Application

10.2.1 Design Requirements

表 10-1. Design Parameters



PARAMETER	VALUE
Positive supply (V_{DD}) mux	+15 V
Negative supply (V_{SS}) mux	-15 V
Power board supply voltage	24 V
Input or output signal range non-faulted	-15 V to 15 V
Overvoltage protection levels	-60 V to 60 V
Control logic thresholds	1.8 V compatible, up to 44 V
Temperature range	-40°C to +125°C


10.2.2 Detailed Design Procedure

The normal operation of the application is to take multiple differential inputs and use a multi-channel switch to pass the signal to the downstream instrumentation amplifier. A fault protected switch can add extra robustness to the system against fault conditions while also reducing the number of components required to interface with the systems physical input channels.


The previous image shows the case where a human wired the condition incorrectly and one of the input connectors shorted to the power board supply voltage. If the board supply voltage is higher than the power supply of the multiplexer, then the TMUX741xF device will disconnect the source input from passing the signal to protect the downstream components. The drain pin of the mux channels under fault will be left floating.

10.2.3 Application Curves

The previous example shows how the fault protection of the TMUX741xF is utilized to protect downstream components from damage due to incorrect wiring connections from the power module.  10-2 shows an example of positive overvoltage fault response with a fast fault ramp rate of 50 V/ μ s.  10-3 shows the extremely flat on-resistance across source voltage while operating within a common signal range of ± 10 V. These features make the TMUX741xF an ideal solution for factory automation applications that may face various fault conditions but also require excellent linearity and low distortion.



 10-2. Positive Overvoltage Response





 10-3. R_{ON} Flatness in Non-Fault Region

11 Power Supply Recommendations

The TMUX7411F, TMUX7412F, and TMUX7413F operates across a wide supply range of ± 5 V to ± 22 V (8 V to 44 V in single-supply mode). They also perform well with asymmetrical supplies such as $V_{DD} = 12$ V and $V_{SS} = -5$ V. Use a supply decoupling capacitor ranging from 1 μ F to 10 μ F at the V_{DD} and V_{SS} pins to ground for improved supply noise immunity. Always ensure the ground (GND) connection is established before supplies are ramped.


12 Layout

12.1 Layout Guidelines


 12-1 and  12-2 shows an example of a PCB layout with the TMUX741xF. The following are some key considerations:

- Decouple the V_{DD} and V_{SS} pins with a 1- μ F capacitor, placed as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the V_{DD} and V_{SS} supplies.
- Multiple decoupling capacitors can be used if there is a lot of noise in the system. For example, a 0.1- μ F and 1- μ F can be placed on the supply pins. If multiple capacitors are used, placing the lowest value capacitor closest to the supply pin is recommended.
- Keep the input lines as short as possible.
- Use a solid ground plane to help distribute heat and reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

12.2 Layout Example



 12-1. TSSOP Layout Example



 12-2. WQFN Layout Example

13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

- Texas Instruments, [Implications of Slow or Floating CMOS Inputs](#) application note
- Texas Instruments, [Improving Analog Input Modules Reliability Using Fault Protected Multiplexers](#) application report
- Texas Instruments, [Multiplexers and Signal Switches Glossary](#) application report
- Texas Instruments, [Protection Against Overvoltage Events, Miswiring, and Common Mode Voltages](#) application report
- Texas Instruments, [Using Latch-Up Immune Multiplexers to Help Improve System Reliability](#) application report

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on [Subscribe to updates](#) to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の [使用条件](#)を参照してください。

13.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX7411FRRPR	ACTIVE	WQFN	RRP	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX 7411F	Samples
TMUX7412FRRPR	ACTIVE	WQFN	RRP	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TMUX 7412F	Samples
TMUX7413FRRPR	ACTIVE	WQFN	RRP	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX 7413F	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX7411FRRPR	WQFN	RRP	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TMUX7412FRRPR	WQFN	RRP	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TMUX7413FRRPR	WQFN	RRP	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX7411FRRPR	WQFN	RRP	16	3000	367.0	367.0	35.0
TMUX7412FRRPR	WQFN	RRP	16	3000	367.0	367.0	35.0
TMUX7413FRRPR	WQFN	RRP	16	3000	367.0	367.0	35.0



4224816/A 02/2019

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RRP0016A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



SOLDER MASK DETAILS

4224816/A 02/2019

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RRP0016A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 20X

EXPOSED PAD 17
78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4224816/A 02/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated