









TPS7H4010-SEP

JAJSKK6A - NOVEMBER 2020 - REVISED DECEMBER 2021

TPS7H4010-SEP 宇宙向けに強化されたプラスチックに封止した 耐放射線強化 3.5V~32V、6A 同期整流降圧コンバータ

1 特長

- 放射線耐性を強化
 - SEL、SE、SEGR 耐性: LET = 43MeV-cm²/mg (最大值)
 - LET = 43MeV-cm²/mg まで、 SET および SEFI 特性を評価済み
 - すべてのウェハー・ロットについて
 - 最大 20krad(Si) の吸収線量 (TID) を保証
 - 30krad(Si) まで、吸収線量 (TID) 特性を評価済み
- 宇宙向けに強化されたプラスチック
 - 管理されたベースライン
 - Au ボンド・ワイヤと NiPdAu リード仕上げ
 - モールド・コンパウンドの改良による低いガス放出
 - 単一の製造、アセンブリ、テスト施設
 - 長い製品ライフ・サイクル
 - 長期にわたる製品変更通知
 - 製品のトレーサビリティ
- 広い電圧変換範囲
 - t_{ON-MIN} = 60ns (標準値)
 - t_{OFF-MIN} = 70ns (標準値)
- 低い MOSFET オン抵抗
 - R_{DS ON HS} = 53mΩ (標準値)
 - R_{DS ON LS} = 31mΩ (標準値)
 - 可変周波数範囲:350kHz~2.2MHz
- 外部クロックへの同期可能 •
- 内部補償 ٠
- パワー・グッド・フラグ
- 高精度のイネーブルによりシステム UVLO をプログラ $\boldsymbol{\Delta}$
- 固定または可変のソフトスタート時間
- サイクル単位の電流制限
- ヒカップ・モードによる短絡保護
- サーマル・シャットダウン保護機能



2 アプリケーション

- 人工衛星のポイント・オブ・ロード電源:FPGA、マイクロ コントローラ、データ・コンバータ、ASIC 用
- 通信ペイロード
- コマンドとデータの処理
- 光学画像処理のペイロード
- レーダー画像処理ペイロード
- レーザー通信ペイロード
- ナビゲーション・ペイロード
- 科学的探査ペイロード

3 概要

TPS7H4010-SEP は、3.5V~32V の範囲の電源電圧か ら最大 6A の負荷電流を駆動できる、使いやすい同期整 流降圧 DC/DC コンバータです。 TPS7H4010-SEP はご く小さなソリューション・サイズで、非常に高い効率と出力 精度を実現します。ピーク電流モード制御が採用されてい ます。可変スイッチング周波数、外部クロックへの同期、 FPWM オプション、パワー・グッド・フラグ、高精度のイネ ーブル、可変ソフトスタート、トラッキングなどの追加機能に より、広範なアプリケーションに対して柔軟で使いやすいソ リューションを実現できます。軽負荷時の自動周波数フォ ールドバックと、オプションの外部バイアスにより、負荷範 囲の全体にわたって効率が向上します。このデバイスは、 必要な外付けコンポーネントが少なく、PCB レイアウトが 単純になるようピン配置が設計されており、最適な EMI と 熱性能を実現しています。保護機能として、サーマル・シ ャットダウン、入力低電圧誤動作防止、サイクル単位の電 流制限、ヒカップ短絡保護機能が搭載されています。

刬品情報

部品番号 ⁽¹⁾	グレード	パッケージ		
TPS7H4010MRNPTSEP	20krad(Si)	WQFN (30)		
TPS7H4010MRNPSEP	RLAT	6.00mm × 4.00mm 質量 = 57.2mg ⁽²⁾		
TPS7H4010MKGDSEP	20krad(Si) RLAT KGD	ダイ		

利用可能なすべてのパッケージについては、このデータシートの (1) 末尾にある注文情報を参照してください。

質量の精度は±10%です。 (2)



英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、 🐼 www.ti.com で閲覧でき、その内容が常に優先されます。 TI では翻訳の正確性および妥当性につきましては一切保証いたしません。 実際の設計などの前には、必ず 最新版の英語版をご参照くださいますようお願いいたします。



Table of Contents

1 特長	1
2 アプリケーション	1
3 概要	1
4 Revision History	2
5 Pin Configuration and Functions	3
6 Specifications	7
6.1 Absolute Maximum Ratings	7
6.2 ESD Ratings	7
6.3 Recommended Operating Conditions	7
6.4 Thermal Information	8
6.5 Electrical Characteristics	8
6.6 Timing Characteristics	10
6.7 Switching Characteristics	10
6.8 Typical Characteristics	11
7 Detailed Description	13
7.1 Overview	13
7.2 Functional Block Diagram	13
7.3 Feature Description	14

7.4 Device Functional Modes	.26
8 Application and Implementation	. 28
8.1 Application Information	. 28
8.2 Typical Application	. 28
9 Power Supply Recommendations	.39
10 Layout	.39
10.1 Layout Guidelines	. 39
10.2 Layout Example	.41
11 Device and Documentation Support	.42
11.1 Device Support	.42
11.2 Related Documentation	.42
11.3 Receiving Notification of Documentation Updates.	.42
11.4 サポート・リソース	.42
11.5 Trademarks	.42
11.6 Electrostatic Discharge Caution	.42
11.7 Glossary.	.42
12 Mechanical, Packaging, and Orderable	
Information	.42

4 Revision History 資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

С	hanges from Revision * (November 2020) to Revision A (December 2021)	Page
•	「 <i>概要</i> 」セクションとデータシート全体のパッケージの説明を QFN から WQFN に更新	1
•	「概要」セクションの「製品情報」表に追加の注文可能デバイスを追加	1
•	Added bare die information to Pin Configuration and Functions section	3
•	Updated maximum limit for Junction temperature in Absolute Maximum Ratings table	7
•	Added specification for Junction temperature to Recommended Operating Conditions table	7
•	Updated Optimize Thermal Performance section	40
•	Updated Related Documentation section	42



5 Pin Configuration and Functions



図 5-1. RNP Package 30-Pin WQFN 6 mm × 4 mm × 0.8 mm (Top View)

表 5-1. Pin Functions

PIN			DESCRIPTION	
NO.	NAME		DESCRIPTION	
1–5	SW	Р	Switching output of the regulator. Internally connected to source of the HS FET and drain of the LS FET. Connect to power inductor and bootstrap capacitor.	
6	СВООТ	Р	Bootstrap capacitor connection for HS FET driver. Connect a high-quality 470-nF capacitor from this pin to the SW pin.	
7	VCC	Р	Output of internal bias supply. Used as supply to internal control circuits and drivers. Connect a high-quality 2.2- μ F capacitor from this pin to GND. TI does not recommend loading this pin by external circuitry.	
8	BIAS	Р	Optional BIAS LDO supply input. TI recommends tying to V_{OUT} when 3.3 V $\leq V_{OUT} \leq$ 18 V, or tie to an external 3.3-V or 5-V rail if available, to improve efficiency. BIAS pin voltage must not be greater than V_{IN} . Tie to ground when not in use.	
9	RT	A	Switching frequency setting pin. Place a resistor from this pin to ground to set the switching frequency. If floating, the default switching frequency is 500 kHz. Do not short to ground.	
10	SS/TRK	A	Soft-start control pin. Leave this pin floating for a fixed internal soft-start ramp. An external capacitor can be connected from this pin to ground to extend the soft start time. A 2-µA current sourced from this pin charges the capacitor to provide the ramp. Connect to external ramp for tracking. Do not short to ground.	
11	FB	I	Feedback input for output voltage regulation. Connect a resistor divider to set the output voltage. Never short this pin to ground during operation.	
12–15, 27–30	NC	_	No internal connection. Connect to ground net and copper to improve heat sinking and board-level reliability.	
16	PGOOD	0	Open drain power-good flag output. Connect to suitable voltage supply through a current limiting resistor. High = V_{OUT} regulation OK, Low = V_{OUT} regulation fault. PGOOD = LOW when EN = low and $V_{IN} > 2$ V.	



表 5-1. Pin Functions (continued)

PIN		I/O (1)	DESCRIPTION		
NO.	NAME	1/0()	BESCHIFTION		
17	SYNC/MODE	I	 Synchronization input and mode setting pin. Do not float. Tie to ground if not used. Tie to ground: auto mode, higher efficiency at light loads. Tie to logic high: forced PWM, constant switching frequency over load. Tie to external clock source: forced PWM, synchronize to the rising edge of the external clock. 		
18	EN	I	Enable input to regulator. Do not float. High = ON, Low = OFF. Can be tied to PVIN. Precision enable input allows adjustable input voltage UVLO using external resistor divider.		
19	AGND	GND	Analog ground. Ground reference for internal circuitry. All electrical parameters are measured with respect to this pin. Connect to system ground on PCB.		
20–22	PVIN	Ρ	Supply input to internal bias LDO and HS FET. Connect to input supply and input bypass capacitors C_{IN} . C_{IN} must be placed right next to this pin and PGND pins on PCB, and connected with short and wide traces.		
23–26	PGND	GND	Power ground, connected to the source of LS FET internally. Connect to system ground, DAP/EP, AGND, ground side of C_{IN} and C_{OUT} on PCB. Path to C_{IN} must be as short as possible.		
EP	DAP	GND	Low impedance connection to AGND. Connect to system ground on PCB. Major heat dissipation path for the device. Must be used for heat sinking by soldering to ground copper on PCB. Thermal vias are preferred to improve heat dissipation to other layers.		

(1) A = analog, I = input, O = output, P = power, GND = ground





図 5-2. TPS7H4010-SEP Bare Die Diagram



₹ 5-3. Bond Pad Coordinates in Microns						
DESCRIPTION	PAD NUMBER	X MIN	Y MIN	X MAX	Y MAX	
NC	1	105.175	4204.585	235.375	4334.785	
SW	2	105.175	3917.305	235.375	4047.505	
SW	3	105.175	3630.025	235.375	3760.225	
SW	4	105.175	3342.745	235.375	3472.945	
SW	5	105.175	3055.465	235.375	3185.665	
SW	6	105.175	2768.185	235.375	2898.385	
SW	7	76.79	2352.945	206.99	2483.145	
SW	8	76.79	2090.795	206.99	2220.995	
SW	9	76.79	1828.645	206.99	1958.845	
SW	10	76.79	1566.495	206.99	1696.695	
СВООТ	11	74.375	1214.15	204.575	1344.35	
PVCC	12	65.24	1006.81	195.44	1137.01	
VCC	13	67.025	787.99	197.225	918.19	
BIAS	14	67.025	595.56	197.225	725.76	
RT	15	67.025	385.595	197.225	515.795	
SS	16	67.025	211.435	197.225	341.635	
FB	17	334.25	64.365	464.45	194.565	
PGOOD	18	1511.79	227.185	1641.99	357.385	
SYNC	19	1511.79	465.08	1641.99	595.28	
EN	20	1511.79	673.54	1641.99	803.74	
AGND	21	1497.72	881.895	1627.92	1012.095	
AVIN	22	1497.72	1064.91	1627.92	1195.11	
PVIN	23	1428.07	1566.495	1558.27	1696.695	
PVIN	24	1428.07	1828.645	1558.27	1958.845	
PVIN	25	1428.07	2090.795	1558.27	2220.995	
PVIN	26	1428.07	2352.945	1558.27	2483.145	
PGND	27	1535.835	2768.185	1666.035	2898.385	
PGND	28	1535.835	3055.465	1666.035	3185.665	
PGND	29	1535.835	3342.745	1666.035	3472.945	
PGND	30	1535.835	3630.025	1666.035	3760.225	
PGND	31	1535.835	3917.305	1666.035	4047.505	
PGND	32	1535.835	4204.585	1666.035	4334.785	

表 5-3. Bond Pad Coordinates in Microns



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range of -55°C to +125°C (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	PVIN to PGND	-0.3	36	
	EN to AGND	-0.3	PVIN + 0.3	
	FB, RT, SS/TRK to AGND	-0.3	5	
Input voltages	PGOOD to AGND	-0.3	20	V
	SYNC to AGND	-0.3	5.5	
	BIAS to AGND	-0.3	Lower of (PVIN + 0.3) or 20	
	AGND to PGND	-0.3	0.3	
	SW to PGND	-0.3	PVIN + 0.3	
Output voltages	SW to PGND less than 10-ns transients	-3.5	36	V
	CBOOT to SW	-0.3	5	v
	VCC to AGND	-0.3	5	
TJ	Junction temperature	-55	150	°C
T _{stg}	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
V		Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±750	`	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range of -55°C to +125°C (unless otherwise noted)

		MIN	MAX	UNIT
	PVIN to PGND	3.5	32	
	EN	0	PVIN	
	FB	0	4.5	
Input voltages	PGOOD	0	18	V
	BIAS input not used	0	0.3	
	BIAS input used	0	Lower of (PVIN + 0.3) or 18	
	AGND to PGND	-0.1	0.1	
Output voltage	VOUT	1	95% of PVIN	V
Output current	IOUT	0	6	А
Junction temperature	TJ	-55	125	°C

6.4 Thermal Information

		TPS7H4010-SEP	
	THERMAL METRIC ⁽¹⁾	RNP (WQFN)	UNIT
		30 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	29.7	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	17.7	°C/W
R _{0JB}	Junction-to-board thermal resistance	9.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.2	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	9.0	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	1.0	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

Limits apply over the recommended operating junction temperature (T_J) range of -55° C to $+125^{\circ}$ C, unless otherwise stated. Minimum and maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise stated, V_{IN} = 12 V.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT		
PVINOperating input voltage3.532V I_{SD} Shutdown quiescent current measured at PVIN pin(1) $V_{EN} = AGND, T_J = 25^{\circ}C$ 0.80.810 μ A I_{Q_NONSW} Operating quiescent current from PVIN (non-switching) $V_{EN} = 2.V, V_{FB} = 1.5.V, V_{BIAS} = 3.3.V$ 0.612 μ AENABLE (EN PIN)Ven_vCc_LEnable input high level for V_{CC} output V_{EN} rising0.31.15V $V_{EN_vCC_LL}$ Enable input high level for V_{CC} output V_{EN} falling0.3VV $V_{EN_vOUT_H}$ Enable input high level for V_{CC} output V_{EN} falling hysteresis1.00mV $V_{EN_vOUT_HVS}$ Enable input high level for V_{OUT} V_{EN} falling hysteresis1.00mV $V_{EN_vOUT_HVS}$ Enable input hysteresis for V_{OUT} V_{EN} falling hysteresis1.00mV I_{LG_EN} Enable input heakage current V_{OUT} $V_{EN} = 2.V$ 1.42.00nAINTERNAL LDO (VCC V_{CC_UVLO} Internal V_{CC} voltagePWM operation PM operation V_{CC_1IIIG} 3.27 V V_{CC_UVLO} Internal V_{CC} undervoltage $Incernal V_{CC}$ indervoltage V_{CC} rising $V_{CC} falling hysteresis6.05mVV_{BIAS_ON}Input changeoverV_{BIAS} risingV_{CC_1IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII$	SUPPLY VOLTAGE (PVIN PINS)								
$ \begin{array}{ c c c c c } I_{SD} & \begin{array}{ c c c c } Shutdown quiescent current, measured at PVIN pin(1) \\ measured at PVIN pin(1) \\ measured at PVIN pin(1) \\ \hline \end{tabular} V_{EN} = AGND, T_J = 25°C & 0.8 & 10 \\ \hline \end{tabular} V_{EN} = 2 V, V_{FB} = 1.5 V, V_{BIAS} = 3.3 V \\ \hline \end{tabular} V_{EN} = 0.6 & 12 \\ \hline \end{tabular} \mu A \\ \hline \end{tabular} V_{EN} PVIN (non-switching) \\ \hline \end{tabular} V_{EN} non-switching) \\ \hline \end{tabular} V_{EN} = 2 V, V_{FB} = 1.5 V, V_{BIAS} = 3.3 V \\ \hline \end{tabular} V_{EN} = 0.6 & 12 \\ \hline \end{tabular} V_{EN} PVIN (non-switching) \\ \hline \end{tabular} V_{EN} non-switching) \\ \hline \end{tabular} V_{EN} non-switching) \\ \hline \end{tabular} V_{EN} rising \\ \hline \end{tabular} V_{EN} rising \\ \hline \end{tabular} 0.3 & V \\ \hline \end{tabular} V_{EN} v_{DUT} \\ \hline \end{tabular} V_{EN} rising \\ \hline \end{tabular} 0.3 & V \\ \hline \end{tabular} V_{EN} rising \\ \hline \end{tabular} 0.3 & V \\ \hline \end{tabular} V_{EN} rising \\ \hline \end{tabular} 1.14 & 1.196 & 1.25 \\ \hline \end{tabular} V_{CN} \\ \hline \end{tabular} V_{OUT} \\ \hline \end{tabular} V_{EN} rising \\ \hline \end{tabular} V_{EN} rising \\ \hline \end{tabular} V_{EN} rising \\ \hline \end{tabular} 1.14 & 1.196 & 1.25 \\ \hline \end{tabular} V_{OUT} \\ \hline \end{tabular} V_{OUT} \\ \hline \end{tabular} V_{EN} rising \\ \hline \end{tabular} 1.14 & 1.196 & 1.25 \\ \hline \end{tabular} V_{OUT} \\ \hline \end{tabular} V_{OUT} \\ \hline \end{tabular} V_{EN} rising \\ \hline \en$	PVIN	Operating input voltage		3.5		32	V		
$ \begin{array}{c c c c c c } l_{0_NONSW} & \begin{array}{c c c c c } Operating quiescent current from PVIN (non-switching) \\ \hline PQ_{EN}ONSW & \begin{array}{c c c } Operating quiescent current from PVIN (non-switching) \\ \hline PVEN Vernal \\ \hline PVEN Vernal \\ \hline PVEN VCC_L & \begin{array}{c c } Enable input high level for V_{CC} \\ output \\ \hline Ven vocc_L & \begin{array}{c c } Enable input high level for V_{CC} \\ output \\ \hline Ven vocc_L & \begin{array}{c c } Enable input high level for V_{CC} \\ output \\ \hline Ven vour_H & \begin{array}{c c } Enable input high level for V_{CC} \\ output \\ \hline Ven vour_H & \begin{array}{c c } Enable input high level for V_{CC} \\ output \\ \hline Ven vour_H & \begin{array}{c c } Enable input high level for V_{CC} \\ \hline Ven rising \\ \hline Ven rising \\ \hline Ven rising \\ \hline Ven vour_H & \begin{array}{c c } Enable input high level for V_{CR} \\ \hline Ven rising \\ \hline Ven vour_H & \begin{array}{c c } Enable input high level for \\ \hline V_{OUT} & Ven rising \\ \hline Ven rising \\ \hline Ven vour_H & \begin{array}{c c } Enable input high level for \\ \hline V_{OUT} & Ven rising \\ \hline Ven vour_H & \begin{array}{c c } Enable input high level for \\ \hline Ven vour_H & \begin{array}{c c } Enable input high level for \\ \hline Ven vour_H & \begin{array}{c c } Enable input high level for \\ \hline Ven vour_H & \begin{array}{c c } Ven rising \\ \hline Ven vour_H & \begin{array}{c c } Ven rising \\ \hline Ven rising \\ \hline Ven ven rising \\ \hline Ven Ven ri \\ \hline Ven rising \\ \hline Ven rising \\ \hline Ven rising \\ \hline Ven rising \\ \hline V$	I _{SD}	Shutdown quiescent current; measured at PVIN pin ⁽¹⁾	V _{EN} = AGND, T _J = 25°C		0.8	10	μA		
ENABLE (EN PIN) VEN_VCC_H Enable input high level for V_{CC} output V_{EN} rising 1.15 V VEN_VCC_L Enable input low level for V_{CC} output V_{EN} falling 0.3 V VEN_VOUT_H Enable input high level for V_{OUT} V_{EN} rising 1.14 1.196 1.25 V VEN_VOUT_HYS Enable input hysteresis for V_{OUT} V_{EN} falling hysteresis 100 mV ILKG_EN Enable input leakage current V_{EN} = 2 V 1.4 200 nA INTERNAL LDO (VCC PIN, BIAS PIN) V PFM operation 3.27 V V_{CC}_UVLO Internal V_{CC} undervoltage lockout V_{CC} rising 2.96 3.14 3.27 V V_BIAS_ON Input changeover V_{BIAS} rising 3.09 3.25 V V_BIAS_ON Operating quiescent current from external V_{BIAS} (non- V_{EN} = 2,V, V_{FB} = 1,5, V, V_{BIAS} = 3,3, V 21 50 uA	I _{Q_NONSW}	Operating quiescent current from PVIN (non-switching)	V_{EN} = 2 V, V_{FB} = 1.5 V, V_{BIAS} = 3.3 V external		0.6	12	μA		
$ \begin{array}{ c c c c } \hline V_{EN_VCC_H} & \begin{array}{c} \begin{array}{c} \begin{array}{c} \mbox{Enable input high level for V_{CC}} \\ \mbox{V}_{EN_VCC_L} & \begin{array}{c} \mbox{Enable input low level for V_{CC}} \\ \mbox{V}_{EN_VCC_L} & \begin{array}{c} \mbox{Enable input high level for V_{CC}} \\ \mbox{V}_{EN_VOUT_H} & \begin{array}{c} \mbox{Enable input high level for V_{CC}} \\ \mbox{V}_{EN_VOUT_H} & \begin{array}{c} \mbox{Enable input high level for V_{CN}} \\ \mbox{V}_{EN_VOUT_H} & \begin{array}{c} \mbox{Enable input high level for V_{CN}} \\ \mbox{V}_{EN_VOUT_HYS} & \begin{array}{c} \mbox{Enable input hysteresis for V_{OUT}} \\ \mbox{V}_{EN_VOUT_HYS} & \begin{array}{c} \mbox{Enable input hysteresis for V_{OUT}} \\ \mbox{V}_{EN_ENAble input leakage current} & V_{EN_} falling hysteresis \\ \mbox{InterNAL LDO (VCC PIN, BIAS PIN)} \\ \mbox{V}_{CC} & \begin{array}{c} \mbox{Internal V_{CC} voltage} \\ \mbox{Internal V_{CC} voltage} \\ \mbox{Internal V_{CC} undervoltage $0 \\ \mbox{lockout} \\ \end{array} & \begin{array}{c} \mbox{V}_{CC} falling hysteresis \\ \mbox{Occ_Enable input changeover} \\ \mbox{V}_{BIAS_ON} \\ \mbox{Input changeover} \\ \mbox{Input changeover} \\ \mbox{V}_{EN_Enable input hysteresis for V_{CN} rising $V_{CN} = 2, V_{FB} = 1.5, V_{VBIAS} = 3.3, V \\ \mbox{V}_{EN_S} = 3.3, V \\ \mbox{21} & 50 \\ \end{array} & \begin{array}{c} \mbox{Input changeover} \\ \mbox{Input changeover} \\ \mbox{V}_{EN_S} = 2, V_{VEB} = 1.5, V_{VBIAS} = 3.3, V \\ \mbox{21} & 50 \\ \end{array} & \begin{array}{c} \mbox{21} & 50 \\ \mbox{21} & 50 \\ \end{array} & \begin{array}{c} \mbox{21} & 50 \\ \mbox{21} & 50 \\ \end{array} & \begin{array}{c} \mbox{21} & 50 \\ \mbox{21} & 50 \\ \end{array} & \begin{array}{c} \mbox{21} & 50 \\ \mbox{21} & 50 \\ \end{array} & \begin{array}{c} \mbox{21} & 50 \\ \end{array} & \begin{array}{c} \mbox{22} & 50 \\ \mbox{21} & 50 \\ \end{array} & \begin{array}{c} \mbox{22} & 50 \\ \end{array} & \begin{array}{c} \mbox{22} & 50 \\ \mbox{22} & 50 \\ \end{array} & \begin{array}{c} \mbox{22} & 50 \\ \end{array}$	ENABLE (EN PIN)								
$ \begin{split} & V_{EN_VCC_L} & \begin{array}{c} \text{Enable input low level for V_{CC}} & V_{EN} \text{ falling} & 0.3 & V \\ & V_{EN_VOUT_H} & \begin{array}{c} \text{Enable input high level for} \\ & V_{OUT_} & V_{OUT_} & V_{EN} \text{ rising} & 1.14 & 1.196 & 1.25 & V \\ & V_{EN_VOUT_HYS} & \begin{array}{c} \text{Enable input hysteresis for} \\ & V_{OUT_} & V_{EN} \text{ falling hysteresis} & V_{EN} \text{ falling hysteresis} & 100 & mV \\ & V_{EN_VOUT_HYS} & \begin{array}{c} \text{Enable input hysteresis for} \\ & V_{OUT_} & V_{EN_} \text{ falling hysteresis} & V_{EN_} \text{ falling hysteresis} & 100 & 1.25 & V \\ \hline & V_{EN_VOUT_HYS} & \begin{array}{c} \text{Enable input hysteresis for} \\ & V_{OUT_} & V_{EN_} \text{ falling hysteresis} & 100 & 1.4 & 200 & nA \\ \hline & \text{INTERNAL LDO (VCC PIN, BIAS PIN)} & V_{EN_} 2 V & 1.4 & 200 & nA \\ \hline & \text{INTERNAL LDO (VCC PIN, BIAS PIN)} & V_{EN_} 2 V & V_{EN_} 2 .96 & 3.14 & 3.27 & V \\ \hline & V_{CC_} & 1 \text{Internal V}_{CC} \text{ undervoltage} & V_{CC} \text{ rising} & 2.96 & 3.14 & 3.27 & V \\ \hline & V_{CC_} & V_{C_} \text{ falling hysteresis} & 605 & mV \\ \hline & V_{C_} \text{ falling hysteresis} & 605 & mV \\ \hline & V_{BIAS_ON} & 1 \text{ nput changeover} & V_{BIAS} \text{ falling hysteresis} & 63 & mV \\ \hline & V_{BIAS_} \text{ falling hysteresis} & 53 & V \\ \hline & V_{EN_} 2 V, V_{FB} = 1.5 V, V_{BIAS} = 3.3 V & 21 & 50 \\ \hline & \text{INERNAL VOLUSION} & V_{C_} \text{ for external V_{DAS} (non-three)} & V_{C_} for external V$	V _{EN_VCC_H}	Enable input high level for V_{CC} output	V _{EN} rising			1.15	V		
$ \begin{array}{ c c c c c } \hline V_{EN_VOUT_H} & \begin{array}{ c c c c } \hline Enable input high level for \\ V_{OUT} & V_{EN} rising \end{array} & \begin{array}{ c c c } 1.14 & 1.196 & 1.25 & V \\ \hline V_{EN_VOUT_HYS} & \begin{array}{ c c c } Enable input hysteresis for \\ V_{OUT} & V_{EN} falling hysteresis \end{array} & \begin{array}{ c c } 100 & V \\ \hline V_{EN} falling hysteresis \end{array} & \begin{array}{ c } 100 & V \\ \hline V_{EN} falling hysteresis \end{array} & \begin{array}{ c } 1.14 & 1.196 & 1.25 & V \\ \hline V_{EN_VOUT_HYS} & \begin{array}{ c } Enable input hysteresis for \\ V_{OUT} & V_{EN} falling hysteresis \end{array} & \begin{array}{ c } 100 & V \\ \hline V_{EN} falling hysteresis \end{array} & \begin{array}{ c } 1.14 & 1.196 & 1.25 & V \\ \hline V_{CU} & V_{OUT} & V_{EN} falling hysteresis \end{array} & \begin{array}{ c } 1.14 & 1.196 & 1.25 & V \\ \hline V_{EN_VOUT_HYS} & \begin{array}{ c } 1.14 & 1.196 & 1.25 & V \\ \hline V_{OUT} & V_{EN} falling hysteresis \end{array} & \begin{array}{ c } 1.14 & 1.196 & 1.25 & V \\ \hline V_{EN_VCU} & V_{EN_VCU} & V_{EN_VCU} & V_{EN_VCU} & \begin{array}{ c } 1.14 & 1.196 & 1.25 & V \\ \hline V_{EN_VCU} & V_{EN_VCU} & V_{EN_VCU} & V_{EN_VCU} & \begin{array}{ c } 1.14 & 1.196 & 1.25 & V \\ \hline V_{EN_VCU} & V_{EN_VCU} & V_{EN_VCU} & V_{EN_VCU} & \begin{array}{ c } 1.14 & 1.196 & 1.25 & V \\ \hline V_{EN_VCU} & V_{EN_VCU} & V_{EN_VCU} & V_{EN_VCU} & \begin{array}{ c } 1.14 & 1.196 & 1.25 & V \\ \hline V_{EN_VCU} & V_{EN_VCU} & V_{EN_VCU} & V_{EN_VCU} & V_{EN_VCU} & \begin{array}{ c } 1.14 & 1.196 & 1.25 & V \\ \hline V_{EN_VCU} & V_{EN_VCU} & V_{EN_VCU} & V_{EN_VCU} & V_{EN_VCU} & \begin{array}{ c } 1.14 & 1.196 & 1.25 & V \\ \hline V_{EN_VCU} & V_{EN_VCU}$	V _{EN_VCC_L}	Enable input low level for $V_{\mbox{\scriptsize CC}}$ output	V _{EN} falling	0.3			V		
$V_{EN_VOUT_HYS}$ Enable input hysteresis for V_{OUT} V_{EN} falling hysteresis100mV I_{LKG_EN} Enable input leakage current $V_{EN} = 2 V$ 1.4200nAINTERNAL LDO (VC PIN, BIAS PIN)PWM operation3.27 V V_{CC} Internal V_{CC} voltagePWM operation3.1 V V_{CC_UVLO} Internal V_{CC} undervoltage lockout V_{CC} rising2.963.143.27 V V_{CC_UVLO} Internal V_{CC} undervoltage lockout V_{CC} rising2.963.143.27 V V_{BIAS_ON} Input changeover V_{BIAS} rising3.093.25 V V_{BIAS} falling hysteresis63mV V_{BIAS} falling hysteresis63mV $V_{EN} = 2 V, V_{FB} = 1.5 V, V_{BIAS} = 3.3 V$ 2150 μ A	V _{EN_VOUT_H}	Enable input high level for V _{OUT}	V _{EN} rising	1.14	1.196	1.25	V		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	V _{EN_VOUT_HYS}	Enable input hysteresis for V_{OUT}	V _{EN} falling hysteresis		100		mV		
	I _{LKG_EN}	Enable input leakage current	V _{EN} = 2 V		1.4	200	nA		
V_{CC}Internal V_{CC} voltagePWM operation 3.27 VPFM operation 3.1 3.1 V V_{CC_UVLO}Internal V_{CC} undervoltage lockout V_{CC} rising 2.96 3.14 3.27 V V_{CC_UVLO}Internal V_{CC} undervoltage lockout V_{CC} rising 2.96 3.14 3.27 V V_{BIAS_ON}Input changeover V_{CC} falling hysteresis 605 mVV_{BIAS_falling hysteresis 63 mVV_{BIAS_falling hysteresis 63 mVImput change vertail V_{BIAS_falling hysteresis 63 mVV_{EN} = 2 V, V_{FB} = 1.5 V, V_{BIAS} = 3.3 V 21 50	INTERNAL LDO (VO	C PIN, BIAS PIN)							
VCCInternal VCC volagePFM operation 3.1 VV_{CC_UVLO}Internal V_{CC} undervoltage lockout V_{CC} rising 2.96 3.14 3.27 VV_{CC_UVLO} V_{CC} falling hysteresis 605 mVV_{BIAS_ON}Input changeover V_{BIAS} rising 3.09 3.25 VV_{BIAS} falling hysteresis 63 mVURIAS_NONSWOperating quiescent current from external Values (non- $V_{EN} = 2 V, V_{FB} = 1.5 V, V_{BIAS} = 3.3 V$ 21 50 UA	Vee	Internal V _{CC} voltage	PWM operation		3.27		V		
V_{CC_UVLO}Internal V_{CC} undervoltage lockoutV_{CC} rising2.963.143.27VV_{CC} falling hysteresis605mVV_{BIAS_ON}Input changeoverV_{BIAS} rising3.093.25VV_{BIAS} falling hysteresis63mVV_{BIAS falling hysteresis63mVU_{BIAS falling hysteresis63mVU_{BIAS falling hysteresis63mV	VCC		PFM operation		3.1		v		
VCC_UVLOlockoutV CC falling hysteresis605mVV BIAS_ONInput changeoverV BIAS rising3.093.25VV BIAS falling hysteresis63mVImput changeoverV V BIAS falling hysteresis63mVV 	Veeling	Internal V _{CC} undervoltage lockout	V _{CC} rising	2.96	3.14	3.27	V		
V_{BIAS_ON} Input changeover V_{BIAS} rising3.093.25V V_{BIAS} falling hysteresis63mV V_{BIAS} falling hysteresis63mV $V_{EN} = 2 V, V_{FB} = 1.5 V, V_{BIAS} = 3.3 V$ 2150			V _{CC} falling hysteresis		605		mV		
V_BIAS_ONInput changeover V_{BIAS} falling hysteresis63mV V_{BIAS} nonswertOperating quiescent current from external Veias (non- $V_{EN} = 2 V, V_{FB} = 1.5 V, V_{BIAS} = 3.3 V$ 2150 UA	V	Input changeover	V _{BIAS} rising		3.09	3.25	V		
Operating quiescent current from external Veias (non- $V_{EN} = 2 V, V_{FB} = 1.5 V, V_{BIAS} = 3.3 V$ 2150	BIAS_ON		V _{BIAS} falling hysteresis		63		mV		
switching)	IBIAS_NONSW	Operating quiescent current from external V _{BIAS} (non- switching)	V _{EN} = 2 V, V _{FB} = 1.5 V, V _{BIAS} = 3.3 V external		21	50	μA		
VOLTAGE REFERENCE (FB PIN)	VOLTAGE REFERE	NCE (FB PIN)							
VFB Feedback voltage PWM mode 0.987 1.006 1.017 V	V _{FB}	Feedback voltage	PWM mode	0.987	1.006	1.017	V		
$I_{LKG_{FB}}$ Input leakage current at FB pin $V_{FB} = 1 V$ 0.2 60 nA	I _{LKG_FB}	Input leakage current at FB pin	V _{FB} = 1 V		0.2	60	nA		



6.5 Electrical Characteristics (continued)

Limits apply over the recommended operating junction temperature (T_J) range of -55° C to $+125^{\circ}$ C, unless otherwise stated. Minimum and maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise stated, V_{IN} = 12 V.

	PARAMETER	TEST CONDITIONS	MIN	MIN TYP		UNIT
HIGH SIDE DRIVE	ER (CBOOT PIN)					
V _{CBOOT_UVLO}	CBOOT - SW undervoltage lockout		1.6	2.2	2.7	V
CURRENT LIMITS	S AND HICCUP					
I _{HS_LIMIT}	Short-circuit, high-side current limit ⁽²⁾		7.4	8.7	9.85	А
I _{LS_LIMIT}	Low-side current limit ⁽²⁾		5.8	6.6	7.25	А
I _{NEG_LIMIT}	Negative current limit			-5		А
V _{HICCUP}	Hiccup threshold on FB pin		0.36	0.4	0.44	V
I _{L_ZC}	Zero cross-current limit			-0.05		А
SOFT START (SS	/TRK PIN)					
I _{SSC}	Soft-start charge current		1.8	2	2.2	μA
R _{SSD}	Soft-start discharge resistance	UVLO, TSD, OCP, or EN = AGND		1		kΩ
POWER GOOD (F	GOOD PIN) and OVERVOLTAGE	PROTECTION	1			
V _{PGOOD_OV}	Power-good overvoltage threshold	% of FB voltage	106%	110%	113%	
V _{PGOOD_UV}	Power-good undervoltage threshold	% of FB voltage	86%	90%	93%	
V _{PGOOD_HYS}	Power-good hysteresis	% of FB voltage		1.2%		
V _{PGOOD_VALID}	Minimum input voltage for proper PGOOD function	50-µA pullup to PGOOD pin, V _{EN} = AGND, T _J = 25℃		1.3	2	V
P	Dower good ON registeres	V _{EN} = 2.5 V		40	100	0
RPGOOD	Power-good ON-resistance	V _{EN} = AGND		30	90	Ω
MOSFETS						
R _{DS_ON_HS} ⁽³⁾	High-side MOSFET ON- resistance	I _{OUT} = 1 A, V _{BIAS} = V _{OUT} = 3.3 V		53	90	mΩ
R _{DS_ON_LS} ⁽³⁾	Low-side MOSFET ON- resistance	I _{OUT} = 1 A, V _{BIAS} = V _{OUT} = 3.3 V		31	55	mΩ
THERMAL SHUT	DOWN					
т (4)	Thermal shutdown threshold	Shutdown threshold		160		°C
'SD`'	Recovery threshold			135		U

(1) Shutdown current includes leakage current of the switching transistors.

(2) This current limit was measured as the internal comparator trip point. Due to inherent delays in the current limit comparator and drivers, the peak current limit measured in closed loop with faster slew rate will be larger, and valley current limit will be lower.

(3) Measured at pins.

(4) Ensured by design.



6.6 Timing Characteristics

P	ARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
CURRENT LIMITS A	AND HICCUP					
N _{OC} ⁽¹⁾	Number of switching cycles before hiccup is tripped			128		cycles
t _{oc}	Overcurrent hiccup retry delay time			46		ms
SOFT START (SS/T	RK PIN)					
t _{ss}	Internal soft-start time	CSS = OPEN, from EN rising edge to PGOOD rising edge	3.5	6.3		ms
POWER GOOD (PG	OOD PIN) and OVERVOLTAGE	PROTECTION				
	PGOOD rising edge deglitch delay		80	140	200	μs
tpgood_fall	PGOOD falling edge deglitch delay		80	140	200	μs

(1) Ensured by design.

6.7 Switching Characteristics

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
PWM LIMITS (SW P	INS)					
t _{ON-MIN}	Minimum switch on-time			60	82	ns
t _{OFF-MIN}	Minimum switch off-time			70	120	ns
t _{ON-MAX}	Maximum switch on-time	HS timeout in dropout	3	6	9	μs
OSCILLATOR (RT a	nd SYNC PINS)					
f _{OSC}	Internal oscillator frequency	RT = Open	440	500	560	kHz
£	Minimum adjustable frqeuency by RT or SYNC	RT = 115 kΩ, 0.1%	315	350	385	
IADJ	Maximum adjustable frqeuency by RT or SYNC	RT = 17.4 kΩ, 0.1%	2200	2420	KLIZ	
V _{SYNC_HIGH}	Sync input high-level threshold				2	V
V _{SYNC_LOW}	Sync input low-level threshold		0.4			V
V _{MODE_HIGH}	Mode input high-level threshold for FPWM			0.42		V
V _{MODE_LOW}	Mode input low-level threshold for AUTO mode			0.4		V
t _{SYNC_MIN}	Sync input minimum ON and OFF time			80		ns



6.8 Typical Characteristics

Unless otherwise specified, V_{IN} = 12 V. Curves represent most likely parametric norm at specified condition.





6.8 Typical Characteristics (continued)

Unless otherwise specified, V_{IN} = 12 V. Curves represent most likely parametric norm at specified condition.





7 Detailed Description

7.1 Overview

The TPS7H4010-SEP is an easy-to-use synchronous step-down DC/DC converter that operates from a 3.5-V to 32-V supply voltage. It is capable of delivering up to 6 A of DC load current with exceptional efficiency and thermal performance in a very small solution size.

The TPS7H4010-SEP employs fixed-frequency peak current-mode control with configurable auto or FPWM operation mode. Auto mode provides very high efficiency at light loads, and FPWM mode maintains constant switching frequency over entire load range.

The device is internally compensated, which reduces design time and the number of external components. The switching frequency is programmable from 350 kHz to 2.2 MHz by an external resistor. The TPS7H4010-SEP can also synchronize to an external clock within the same frequency range. The wide switching frequency range allows the device to be optimized for a wide range of system requirements. It can be optimized for small solution size with higher frequency; or for high efficiency with lower switching frequency. The TPS7H4010-SEP has very low quiescent current, which is critical for battery operated systems. It allows for a wide range of voltage conversion ratios due to very small minimum on-time (t_{ON-MIN}) and minimum off-time ($t_{OFF-MIN}$). Automated frequency foldback is employed at very high or low duty cycles to further extend the operating range.

The TPS7H4010-SEP also features a power-good (PGOOD) flag, precision enable, internal or adjustable soft start, pre-biased start-up, and output voltage tracking. Protection features include thermal shutdown, undervoltage lockout (UVLO), cycle-by-cycle current limiting, and short-circuit hiccup protection. It provides flexible and easy-to-use solutions for a wide range of applications.

The device requires very few external components and has a pin out designed for simple, optimum PCB layout for enhanced EMI and thermal performance. The TPS7H4010-SEP device is available in a 30-pin WQFN leadless package.



7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Synchronous Step-Down Regulator

The TPS7H4010-SEP is a synchronous buck converter with both power MOSFETs integrated in the device. 7-1 shows a simplified schematic for synchronous and non-synchronous buck converters. The synchronous buck integrates both high-side (HS) and low-side (LS) power MOSFETs. The non-synchronous buck integrates HS MOSFET and works with a discrete power diode as LS rectifier.



図 7-1. Simplified Synchronous vs Non-synchronous Buck Converters

A synchronous converter with integrated HS and LS MOSFETs offers benefits such as less design effort, lower external components count, reduced total solution size, higher efficiency at heavier load, easier PCB design, and more control flexibility.

The main advantage of a synchronous converter is that the voltage drop across the LS MOSFET is lower than the voltage drop across the power diode of a non-synchronous converter. Lower voltage drop translates into less power dissipation and higher efficiency. The TPS7H4010-SEP integrates HS and LS MOSFETs with very low on-time resistance to improve efficiency. It is especially beneficial when the output voltage is low. Because the LS MOSFET is integrated into the device, at light loads a synchronous converter has the flexibility to operate in either discontinuous or continuous conduction mode.

An integrated LS MOSFET also allows the controller to obtain inductor current information when the LS switch is on. It allows the control loop to make more complex decisions based on HS and LS currents. It allows the TPS7H4010-SEP to have peak and valley cycle-by-cycle current limiting for more robust protection.

7.3.2 Auto Mode and FPWM Mode

The TPS7H4010-SEP has pin configurable auto mode or FPWM options.

In auto mode, the device operates in diode emulation mode (DEM) at light loads. In DEM, inductor current stops flowing when it reaches 0 A. This is also referred to as discontinuous conduction mode (DCM). This is the same behavior as the non-synchronous regulator, with higher efficiency. At heavier load, when the inductor current valley is above 0 A, the device operates in continuous conduction mode (CCM), where the switching frequency is fixed and set by RT pin.

In auto mode, the peak inductor current has a minimum limit, I_{PEAK_MIN}, in the TPS7H4010-SEP. When peak current reaches I_{PEAK_MIN}, the switching frequency reduces to regulate the required load current. Switching frequency lowers when load reduces. This is when the device operates in pulse frequency modulation (PFM). PFM further improves efficiency by reducing switching losses. Light load efficiency is especially important for battery operated systems.

In forced PWM (FPWM) mode, the device operates in CCM regardless of load with the frequency set by RT pin or synchronization input. Inductor current can go negative at light loads. At light loads, the efficiency is lower than auto mode, due to higher conduction losses and switching losses. In FPWM, the device has fixed switching frequency over the entire load range, which is beneficial to noise sensitive applications.

☑ 7-2 shows the inductor current waveforms in each mode with heavy load, light load, and very light load. The difference between the two modes is at lighter loads where inductor current valley reaches zero.





図 7-2. Inductor Current Waveforms at Auto Mode and FPWM Mode With Different Loads

In CCM, the inductor current peak-to-peak ripple can be estimated by \pm 1:

$$I_{Lripple} = \frac{(V_{IN} - V_{OUT})}{f_{SW} \times L} \times \frac{V_{OUT}}{V_{IN}}$$
(1)

The average or DC value of the inductor current equals the load current, or output current I_{OUT} , in steady state. Peak inductor current can be calculated by $\neq 2$:

$$I_{\text{PEAK}} = I_{\text{OUT}} + I_{\text{Lripple}} / 2 \tag{2}$$

Valley inductor current can be calculated by ± 3 :

$$I_{VALLEY} = I_{OUT} - I_{Lripple} / 2$$
(3)

In auto mode, the CCM to DCM boundary condition is when $I_{VALLEY} = 0$ A. When $I_{Lripple} \ge I_{PEAK_MIN}$, the load current at the DCM boundary condition can be found by \overrightarrow{t} 4. When the peak-to-peak ripple current is smaller than $I_{Lripple} \ge I_{PEAK_MIN}$, the PFM boundary will be reached first.

$$I_{OUT_DCM} = I_{Lripple} / 2$$
 (4)

when

I_{Lripple} ≥ I_{PEAK MIN}

In auto mode, the PFM operation boundary condition is when $I_{PEAK} = I_{PEAK_MIN}$. Frequency foldback occurs when peak current drops to I_{PEAK_MIN} , no matter whether in CCM or DCM operation. When current ripple is small, $I_{Lripple} < I_{PEAK_MIN}$, the peak current reaches I_{PEAK_MIN} when still in CCM. The output current at CCM PFM boundary can be found by $\neq 5$:

when

• I_{Lripple} < I_{PEAK_MIN}

The current ripple increases with reduced frequency if load reduces. When valley current reaches zero, the frequency continues to fold back with constant peak current and discontinuous current.

In FPWM mode, there is no I_{PEAK-MIN} limit. The peak current is defined by 式 2 at light loads and heavy loads.

Mode setting only affects operation at light loads. There is no difference if load current is above the DCM and PFM boundary conditions discussed above.

See Frequency Synchronization and Mode Setting section for mode setting options in TPS7H4010-SEP.

(5)

(6)

7.3.3 Fixed-Frequency Peak Current-Mode Control

The TPS7H4010-SEP synchronous switched mode voltage regulator employs fixed frequency peak current mode control with advanced features. The fixed switching frequency is controlled by an internal clock. To get accurate DC load regulation, a voltage feedback loop is implemented to generate peak current command. The HS switch is turned on at the rising edge of the clock. As shown in \boxtimes 7-3, during the HS switch on-time t_{ON}, the SW pin voltage V_{SW} swings up to approximately V_{IN}, and the inductor current I_L increases with a linear slope. The HS switch is turned off when the inductor current reaches the peak current command. During the HS switch off-time t_{OFF}, the LS switch is turned on. Inductor current discharges through the LS switch, which forces the V_{SW} to swing below ground by the voltage drop across the LS switch. The LS switch is turned off at the next clock cycle, before the HS switch is turned on. The regulation loop adjusts the peak current command to maintain a constant output voltage.





Duty cycle D is defined by the on-time of the HS switch over the switching period:

$$D = t_{ON} / T_{SW}$$

where

• T_{SW} = 1 / f_{SW} is the switching period

In an ideal buck converter, where losses are ignored, D is proportional to the output voltage and inverse proportional to the input voltage: $D = V_{OUT} / V_{IN}$.

When the TPS7H4010-SEP is set to operate in auto mode, the LS switch is turned off when its current reaches zero ampere before the next clock cycle comes. Both HS switch and LS switch are off before the HS switch is turned on at the next clock cycle.

7.3.4 Adjustable Output Voltage

The voltage regulation loop in the TPS7H4010-SEP regulates the FB pin voltage to be the same as the internal reference voltage. The output voltage of the TPS7H4010-SEP is set by a resistor divider to program the ratio from V_{OUT} to V_{FB} . The resistor divider is connected from the output to ground with the mid-point connecting to the FB pin.







The internal voltage reference and feedback loop produce precise voltage regulation over temperature. TI recommends using divider resistors with 1% tolerance or better, and with temperature coefficient of 100 ppm or lower. Typically, $R_{FBT} = 10 \text{ k}\Omega$ to 100 k Ω is recommended. Larger R_{FBT} and R_{FBB} values reduce the quiescent current going through the divider, which help maintain high efficiency at very light load. But larger divider values also make the feedback path more susceptible to noise. If efficiency at very light load is critical in a certain application, R_{FBT} up to 1 M Ω can be used.

 R_{FBB} can be calculated by $\neq 7$:

$$R_{FBB} = \frac{V_{FB}}{V_{OUT} - V_{FB}} R_{FBT}$$
(7)

The minimum programmable V_{OUT} equals V_{FB} , with R_{FBB} open. The maximum V_{OUT} is limited by the maximum duty cycle at a given frequency:

$$D_{MAX} = 1 - (t_{OFF-MIN} / T_{SW})$$
(8)

where

- t_{OFF-MIN} is the minimum off time of the HS switch
- $T_{SW} = 1 / f_{SW}$ is the switching period

Ideally, without frequency foldback, $V_{OUT_MAX} = V_{IN_MIN} \times D_{MAX}$.

Power losses in the circuit reduces the maximum output voltage. The TPS7H4010-SEP folds back switching frequency under t_{OFF_MIN} condition to further extend V_{OUT_MAX} . The device maintains output regulation with lower input voltage. The minimum fold-back frequency is limited by the maximum HS on-time, t_{ON_MAX} . Maximum output voltage with frequency foldback can be estimated by:

$$V_{OUT_MAX} = V_{IN_MIN} \times \frac{t_{ON_MAX}}{t_{ON_MAX} + t_{OFF_MIN}} - I_{OUT} \times (R_{DS_ON_HS} + DCR)$$
(9)

The voltage drops on the HS MOSFET and inductor DCR have been taken into account in \pm 9. The switching losses were not included.

If the resistor divider is not connected properly, the output voltage cannot be regulated because the feedback loop cannot obtain correct output voltage information. If the FB pin is shorted to ground or disconnected, the output voltage is driven close to V_{IN} . The load connected to the output could be damaged under this condition. Do not short FB to ground or leave it open circuit during operation.

The FB pin is a noise sensitive node. It is important to place the resistor divider as close as possible to the FB pin, and route the feedback node with a short and thin trace. The trace connecting V_{OUT} to R_{FBT} can be long, but it must be routed away from the noisy area of the PCB. For more layout recommendations, see *Layout* section.

7.3.5 Enable and UVLO

The TPS7H4010-SEP regulates output voltage when the VCC voltage is higher than the undervoltage lock out (UVLO) level, $V_{CC \ UVLO}$, and the EN voltage is higher than $V_{EN \ VOUT \ H}$.

The internal LDO output voltage VCC is turned on when the EN voltage is higher than $V_{EN_VCC_H}$. The precision enable circuitry is also turned on when VCC is above UVLO. Normal operation of the TPS7H4010-SEP with regulated output voltage is enabled when the EN voltage is greater than $V_{EN_VOUT_H}$. When the EN voltage is less than $V_{EN_VCC_L}$, the device is in shutdown mode. The internal dividers make sure $V_{EN_VOUT_H}$ is always higher than $V_{EN_VCC_H}$.

The EN pin cannot be left floating. The simplest way to enable the operation of the TPS7H4010-SEP is to connect the EN pin to PVIN, which allows self-start-up of the TPS7H4010-SEP when V_{IN} rises. Use of a pullup resistor between PVIN and EN pins helps reduce noise coupling from PVIN pin to the EN pin.

Copyright © 2022 Texas Instruments Incorporated



Many applications benefit from employing an enable divider to establish a customized system UVLO. This can be used either for sequencing, system timing requirement, or to reduce the occurrence of deep discharge of a battery power source. \boxtimes 7-5 shows how to use a resistor divider to set a system UVLO level. An external logic output can also be used to drive the EN pin for system sequencing.



🛛 7-5. System UVLO

With a selected R_{ENT}, the R_{ENB} can be calculated by \neq 10:

$$R_{ENB} = \frac{V_{EN_VOUT_H}}{V_{IN_ON_H} - V_{EN_VOUT_H}} R_{ENT}$$
(10)

where

• $V_{IN ON H}$ is the desired supply voltage threshold to turn on this device

Note that the divider adds to supply quiescent current by V_{IN} / (R_{ENT} + R_{ENB}). Small R_{ENT} and R_{ENB} values add more quiescent current loss. However, large divider values make the node more sensitive to noise. R_{ENT} in the hundreds of k Ω range is a good starting point.

7.3.6 Internal LDO, V_{CC UVLO}, and BIAS Input

The TPS7H4010-SEP integrates an internal LDO, generating VCC voltage for control circuitry and MOSFET drivers. The VCC pin must have a 1- μ F to 4.7- μ F bypass capacitor placed as close as possible to the pin and properly grounded. Do not load the VCC pin or short it to ground during operation. Shorting VCC pin to ground during operation may damage the device.

The UVLO on VCC voltage, V_{CC_UVLO} , turns off the regulation when VCC voltage is too low. It prevents the TPS7H4010-SEP from operating until the VCC voltage is enough for the internal circuitry. Hysteresis on V_{CC_UVLO} prevents the part from turning off during power up if V_{IN} droops due to input current demands. The LDO generates VCC voltage from one of the two inputs: the supply voltage V_{IN} , or the BIAS input. When BIAS is tied to ground, the LDO input is V_{IN} . When BIAS is tied to a voltage higher than 3.3 V, the LDO input is V_{BIAS} . BIAS voltage must be lower than both V_{IN} and 18 V.

The BIAS input is designed to reduce the LDO power loss. The LDO power loss is:

$$\mathsf{P}_{\mathsf{LOSS_LDO}} = \mathsf{I}_{\mathsf{LDO}} \times (\mathsf{V}_{\mathsf{IN_LDO}} - \mathsf{V}_{\mathsf{OUT_LDO}})$$

(11)

The higher the difference between the input and output voltages of the LDO, the more loss occurs to supply the same LDO output current. The BIAS input provides an option to supply the LDO with a lower voltage than V_{IN} , to reduce the difference of the input and output voltages of the LDO and reduce power loss. For example, if the LDO current is 10 mA at a certain frequency with V_{IN} = 24 V and V_{OUT} = 5 V. The LDO loss with BIAS tied to ground is equal to 10 mA × (24 V – 3.27 V) = 207.3 mW, while the loss with BIAS tied to V_{OUT} is equal to 10 mA × (5 – 3.27) = 17.3 mW.

The efficiency improvement is more significant at light and mid loads because the LDO loss is a higher percentage in the total loss. The improvements is more significant with higher switching frequency because the LDO current is higher at higher switching frequency. The improvement is more significant when $V_{IN} > V_{OUT}$ because the voltage difference is higher.

⊠ 7-6 and ⊠ 7-7 show efficiency improvement with bias tied to V_{OUT} in a V_{OUT} = 5 V and f_{SW} = 2200 kHz application, in auto mode and FPWM mode, respectively.



TPS7H4010-SEP JAJSKK6A – NOVEMBER 2020 – REVISED DECEMBER 2021



TI recommends tying the BIAS pin to V_{OUT} when V_{OUT} is equal to or greater than 3.3 V and no greater than 18 V. Tie the BIAS pin to ground when not in use. A ceramic capacitor, C_{BIAS} , can be used from the BIAS pin to ground for bypassing. If V_{OUT} has high frequency noise or spikes during transients or fault conditions, a resistor (1 to 10 Ω) connected between V_{OUT} to BIAS can be used together with C_{BIAS} for filtering.

The VCC voltage is typically 3.27 V. When the TPS7H4010-SEP is operating in PFM mode with frequency foldback, VCC voltage is reduced to 3.1 V (typical) to further decrease the quiescent current and improve efficiency at very light loads. \boxtimes 7-8 shows an example of VCC voltage change with mode change.



☑ 7-8. VCC Voltage vs Load Current

VCC voltage has an internal UVLO threshold, V_{CC_UVLO} . When VCC voltage is higher than V_{CC_UVLO} rising threshold, the device is active and in normal operation if $V_{EN} > V_{EN_VOUT_H}$. If VCC voltage droops below V_{CC_UVLO} falling threshold, the V_{OUT} is shut down.

Copyright © 2022 Texas Instruments Incorporated



7.3.7 Soft Start and Voltage Tracking

The TPS7H4010-SEP features controlled output voltage ramp during start-up. The soft-start feature reduces inrush current during start-up and improves system performance and reliability.

If the SS/TRK pin is floating, the TPS7H4010-SEP starts up following the fixed internal soft-start ramp.

If longer soft-start time is desired, an external capacitor can be added from SS/TRK pin to ground. There is a 2- μ A (typical) internal current source, I_{SSC}, to charge the external capacitor. For a desired soft-start time t_{SS}, capacitance of C_{SS} can be found by \neq 12.

$$C_{SS} = I_{SSC} \times t_{SS}$$

(12)

where

- C_{SS} = soft-start capacitor value (F)
- I_{SSC} = soft-start charging current (A)
- t_{SS} = desired soft-start time (s)

The FB voltage always follows the lower potential of the internal voltage ramp or the voltage on the SS/TRK pin. Thus, the soft-start time can only be extended longer than the internal soft-start time by connecting C_{SS} . Use C_{SS} to extend soft-start time when there are a large amount of output capacitors, or the output voltage is high, or the output is heavily loaded during start-up.

TPS7H4010-SEP is operating in diode emulation mode during start-up regardless of mode setting. The device is capable of starting up into pre-biased output conditions. During start-up, the device sets the minimum inductor current to zero to avoid back charging the input capacitors.

TPS7H4010-SEP can track an external voltage ramp applied to the SS/TRK pin, if the ramp is slower than the internal soft-start ramp. The external ramp final voltage after start-up must be greater than 1.5 V to avoid noise interfering with the reference voltage. \boxtimes 7-9 shows how to use resistor divider to set V_{OUT} to follow an external ramp.





 V_{OUT} tracking also provides the option of ramping up faster than the internal start-up ramp. The FB voltage always follows the lower potential of the internal voltage ramp and the voltage on the SS/TRK pin. \boxtimes 7-10 shows the case when V_{OUT} ramps slower than the internal ramp, while \boxtimes 7-11 shows when V_{OUT} ramps faster than the internal ramp. If the tracking ramp is delayed after the internal ramp is completed, V_{FB} follows the tracking ramp even if it is faster than the internal ramp. Faster start-up time may result in large inductor current during start-up. Use with special care.









図 7-11. Tracking With Shorter Start-up Time Than the Internal Ramp

The SS/TRK pin is discharged to ground by an internal pulldown resistor R_{SSD} when the output voltage is shutting down, such as in the event of UVLO, thermal shutdown, hiccup, or $V_{EN} = 0$. If a large C_{SS} is used, and the time when $V_{EN} = 0$ V is very short, the C_{SS} may not be fully discharged before the next soft start. Under this condition, the FB voltage follows the internal ramp slew rate until the voltage on C_{SS} is reached, then follow the slew rate defined by C_{SS} .

7.3.8 Adjustable Switching Frequency

The internal oscillator frequency is controlled by the impedance on the RT pin. If the RT pin is open circuit, the TPS7H4010-SEP operates at its default switching frequency, 500 kHz. The RT pin is not designed to be connected directly to ground. To program the switching frequency by R_T resistor, either rest 13, rest 7-12, or rest 7-1 can be used to find the resistance value.





	icy octaing recolotance
SWITCHING FREQUENCY f _{SW} (kHz)	R_T RESISTANCE (k Ω)
350	115
400	100
500	78.7 (or open)
750	52.3
1000	39.2
1500	26.1
2000	19.1
2200	17.4



(15)

(17)

The choice of switching frequency is usually a compromise between conversion efficiency and the size of the solution. Lower switching frequency has lower switching losses (including gate charge losses, switch transition losses, etc.) and usually results in higher overall efficiency. However, higher switching frequency allows the use of smaller power inductor and output capacitors, hence a more compact design. Lower inductance also helps transient response (higher large signal slew rate of inductor current), and has lower DCR. The optimal switching frequency is usually a trade-off in a given application and thus needs to be determined on a case-by-case basis. Factors that need to be taken into account include input voltage range, output voltage, most frequent load current level or levels, external component choices, solution size/cost requirements, efficiency, and thermal management requirements.

The choice of switching frequency may also be limited whether an operating condition triggers t_{ON-MIN} or $t_{OFF-MIN}$. Minimum on-time, t_{ON-MIN} , is the smallest time that the HS switch can be on. Minimum off-time, $t_{OFF-MIN}$, is the smallest duration that the HS switch can be off.

In CCM operation, t_{ON-MIN} and t_{OFF_MIN} limits the voltage conversion range given a selected switching frequency, f_{SW} . The minimum duty cycle allowed is:

$$D_{MIN} = t_{ON-MIN} \times f_{SW}$$
(14)

The maximum duty cycle allowed is:

$$D_{MAX} = 1 - t_{OFF-MIN} \times f_{SW}$$

Given an output voltage, the choice of the switching frequency affects the allowed input voltage range, solution size and efficiency. The maximum operational supply voltage can be found by:

$$V_{\text{IN}_{MAX}} = V_{\text{OUT}} / (f_{\text{SW}} \times t_{\text{ON}-\text{MIN}})$$
(16)

At lower supply voltage, the switching frequency decreases once $t_{OFF-MIN}$ is tripped. The minimum V_{IN} without frequency foldback can be approximated by:

$$V_{IN_{MIN}} = V_{OUT} / (1 - f_{SW} \times t_{OFF-MIN})$$

With a desired V_{OUT} , the range of allowed V_{IN} is narrower with higher switching frequency.

TPS7H4010-SEP has an advanced frequency fold-back algorithm under both t_{ON_MIN} and t_{OFF_MIN} conditions. With frequency foldback, stable output voltage regulation is extended to wider range of supply voltages.

At very high V_{IN} conditions, where t_{ON-MIN} limitation is met, the switching frequency reduces to allow higher V_{IN} while maintaining V_{OUT} regulation. Note that the peak to peak inductor current ripple will increase with higher V_{IN} and lower frequency. TI does not recommend designing the circuit to operate with t_{ON_MIN} under typical conditions.

At very low V_{IN} conditions, where $t_{OFF-MIN}$ limitation is met, the switching frequency decreases until t_{ON-MAX} condition is met. Such frequency foldback mechanism allows the TPS7H4010-SEP to have very low dropout voltage regardless of frequency setting.

7.3.9 Frequency Synchronization and Mode Setting

The TPS7H4010-SEP switching action can synchronize to an external clock from 350 kHz to 2.2 MHz. TI recommends connecting the external clock to the SYNC/MODE pin with an appropriate termination resistor. Ground the SYNC/MODE pin if not used.



Z 7-13. Frequency Synchronization



Recommendations for the external clock include a high level no lower than 2 V, low level no higher than 0.4 V, duty cycle between 10% and 90%, and both positive and negative pulse width no shorter than 80 ns. When the external clock fails at logic high or low, the TPS7H4010-SEP switches at the frequency programmed by the R_T resistor after a time-out period. TI recommends connecting a resistor to the RT pin such that the internal oscillator frequency is the same as the external clock frequency. This allows the regulator to continue operating at approximately the same switching frequency if the external clock fails with the same control loop behavior.

The SYNC/MODE pin is also used as an operation mode control input.

- To set the operation in auto mode, connect SYNC/MODE pin to ground, or a logic signal lower than 0.3 V.
- To set the operation in FPWM mode, connect SYNC/MODE pin to a bias voltage or logic signal greater than 0.6 V.
- When the TPS7H4010-SEP is synchronized to an external clock, the operation mode is FPWM.

表 7-2 summarizes the operation mode and features according to the SYNC/MODE input signal. For more details, see *Active Mode* and *Auto Mode and FPWM Mode* sections.

SYNC/MODE INPUT	SWITCHING FREQUENCY	OPERATING MODE	LIGHT LOAD BEHAVIOR
Logic low	Set by R _T resistor	Auto mode	 No negative inductor current, device operates in discontinuous conduction mode (DCM) when current valley reaches 0 A Minimum peak inductor current is limited at I_{PEAK_MIN}; device operates in pulse frequency modulation (PFM) mode when peak current reaches I_{PEAK_MIN} Switching frequency reduces in PFM mode
Logic high	Set by R _T resistor		Fixed frequency continuous conduction mode (CCM) regardless of load
External clock	Set by external clock	FPWM mode	 Inductor current have negative portion at light loads No I_{PEAK_MIN}

表 7-2. SYNC/MODE Pin Settings and Operation Modes

7.3.10 Internal Compensation and C_{FF}

The TPS7H4010-SEP is internally compensated. The internal compensation is designed such that the loop response is stable over a wide operating frequency and output voltage range. The internal R-C values are 500 k Ω and 30 pF, respectively.

When large resistance value (M Ω) is used for R_{FBT}, the pole formed by an internal parasitic capacitor and R_{FBT} can be low enough to reduce the phase margin. If only low ESR output capacitors (ceramic types) are used for C_{OUT}, the control loop could have low phase margin. To provide a phase boost an external feed-forward capacitor (C_{FF}) can be added in parallel with R_{FBT}. Choose the C_{FF} capacitor to provide most phase boost at the estimated crossover frequency f_X:

$$f_{X} = \frac{K}{V_{OUT} \times C_{OUT}}$$
(18)

where

• K = 24.16 with TPS7H4010-SEP

Select C_{OUT} so that the f_X is no higher than 1/6 of the switching frequency. Typically, $f_X / f_{SW} = 1/10$ to 1/8 provides a good combination of stability and performance.

Place the external feed-forward capacitor in parallel with the top resistor divider R_{FBT} when additional phase boost is needed.





図 7-14. Feed-Forward Capacitor for Loop Compensation

The feed-forward capacitor C_{FF} in parallel with R_{FBT} places an additional zero before the crossover frequency of the control loop to boost phase margin. The zero frequency can be found by $\neq 19$:

$$f_{Z-CFF} = 1 / (2\pi \times R_{FBT} \times C_{FF})$$
(19)

An additional pole is also introduced with C_{FF} at the frequency of:

$$f_{P-CFF} = 1 / (2\pi \times C_{FF} \times (R_{FBT} / R_{FBB}))$$
(20)

Select the C_{FF} so that the bandwidth of the control loop without the C_{FF} is centered between f_{Z-CFF} and f_{P-CFF} . The zero at f_{Z-CFF} adds phase boost at the crossover frequency and improves transient response. The pole at f_{P-CFF} helps maintaining proper gain margin at frequency beyond the crossover.

The need of C_{FF} depends on R_{FBT} and C_{OUT}. Typically, choose R_{FBT} \leq 100 k Ω . C_{FF} may not be required, because the internal parasitic pole is at higher frequency. If C_{OUT} has larger ESR, and ESR zero f_{Z-ESR} = 1 / (2 π × ESR × C_{OUT}) is low enough to provide phase boost around the crossover frequency, do not use C_{FF}. \neq 21 was tested for ceramic output capacitors:

$$C_{FF} = \frac{1}{2 \times \pi \times f_x} \times \frac{1}{\sqrt{R_{FBT} \times (R_{FBT} // R_{FBB})}}$$
(21)

The C_{FF} creates a time constant with R_{FBT} that couples in the attenuated output voltage ripple to the FB node. If the C_{FF} value is too large, it can couple too much ripple to the FB and affect V_{OUT} regulation. It could also couple too much transient voltage deviation and falsely trigger PGOOD flag.

7.3.11 Bootstrap Capacitor and V_{BOOT-UVLO}

The driver of the HS switch requires a bias voltage higher than the V_{IN} voltage. The capacitor, C_{BOOT} in \boxtimes 8-1, connected between CBOOT and SW pins works as a charge pump to boost voltage on the CBOOT pin to (V_{SW} + V_{CC}). A boot diode is integrated on the die to minimize external component count. TI recommends a high-quality 0.47-µF, 6.3-V or higher voltage ceramic capacitor for C_{BOOT}. The V_{BOOT_UVLO} threshold is designed to maintain proper HS switch operation. If the C_{BOOT} is not charged above this voltage with respect to SW, the device initiates a charging sequence using the LS switch before turning on the HS switch.

7.3.12 Power-Good and Overvoltage Protection

The TPS7H4010-SEP has a built-in power-good (PGOOD) flag to indicate whether the output voltage is at an appropriate level or not. The PGOOD flag can be used for start-up sequencing of multiple rails. The PGOOD pin is an open-drain output that requires a pullup resistor to an appropriate logic voltage (any voltage below 15 V). The pin can sink 5 mA of current and maintain its specified logic low level. A typical pullup resistor value is 10 k Ω to 100 k Ω . When the FB voltage is higher than V_{PGOOD-OV} or lower than V_{PGOOD-UV} threshold, the PGOOD internal switch is turned on, and the PGOOD pin voltage is pulled low. When the FB is within the range, the PGOOD switch is turned off, and the pin is pulled up to the voltage connected to the pullup resistor. The PGOOD function also have a deglitch timer for about 140 µs for each transition. If it is desired to pull up PGOOD pin to a voltage higher than 15 V, a resistor divider can be used to divide the voltage down.



図 7-15. Divider for PGOOD Pullup Voltage

With a given pullup voltage V_{PU} , select a desired voltage on the PGOOD pin, V_{PG} . With a selected R_{PGT} , the R_{PGB} can be found by:

$$R_{PGB} = \frac{V_{PG}}{V_{PU} - V_{PG}} R_{PGT}$$
(22)

When the device is disabled, the output voltage is low, and the PGOOD flag indicates logic low as long as V_{IN} > 2 V.

7.3.13 Overcurrent and Short-Circuit Protection

The TPS7H4010-SEP is protected from overcurrent conditions with cycle-by-cycle current limiting on both HS and LS MOSFETs.

The HS switch is turned off when HS current goes beyond the peak current limit, $I_{HS-LIMIT}$. The LS switch can only be turned off when LS current is below LS current limit, $I_{LS-LIMIT}$. If the LS switch current is higher than $I_{LS-LIMIT}$ at the end of a switching cycle, the switching cycle is extended until the LS current reduces below the limit.

Current limiting on both HS and LS switches provides tighter control of the maximum DC inductor current, or output current. They also help prevent runaway current at extreme conditions. With TPS7H4010-SEP, the maximum output current is always limited at:

$$I_{DC_LIMIT} = (I_{HS_LIMIT} + I_{LS_LIMIT}) / 2$$

The TPS7H4010-SEP employs hiccup current protection at extreme overload conditions, including short-circuit condition. Hiccup is only activated when V_{OUT} droops below 40% (typical) of the regulation voltage and stays below for 128 consecutive switching cycles. Under overcurrent conditions when V_{OUT} has not fallen below 40% of regulation, the TPS7H4010-SEP continues operation with cycle-by-cycle HS and LS current limiting.

Hiccup is disabled during soft-start. When hiccup is triggered, the device turns off V_{OUT} regulation and re-tries soft start after a retry delay time, T_{OC} = 46 ms (typical). The long wait time allows the device, and the load, to cool down under such fault conditions. If the fault condition still exists when retry, hiccup shuts down the device and repeats the wait and retry cycle. If the fault condition has been removed, the device starts up normally.

If tracking was used for initial sequencing, the device restarts using the internal soft-start ramp. Hiccup mode helps to reduce the device power dissipation and die temperature under severe overcurrent conditions and short circuits. It improves system reliability and prolongs the life span of the device.

In FPWM mode, negative current protection is implemented to protect the switches from extreme negative currents. When LS switch current reaches $I_{NEG-LIMIT}$, LS switch turns off, and HS switch turns on to conduct the negative current. HS switch is turned off once its current reaches 0 A.

7.3.14 Thermal Shutdown

Thermal shutdown protection prevents the device from extreme junction temperature. The device is turned off when the junction temperature exceeds 160°C (typical). After thermal shutdown occurs, hysteresis prevents the device from switching until the junction temperature drops to approximately 135°C. When the junction temperature falls below 135°C, the TPS7H4010-SEP restarts.

(23)

Copyright © 2022 Texas Instruments Incorporated



7.4 Device Functional Modes

7.4.1 Shutdown Mode

The EN pin provides electrical on/off control of the device. When the EN pin voltage is below $V_{EN_VCC_L}$, the device is in shutdown mode. The LDO output voltage $V_{CC} = 0$ V and the output voltage $V_{OUT} = 0$ V. In shutdown mode the quiescent current drops to a very low value.

7.4.2 Standby Mode

The internal LDO has a lower EN threshold than that required to start the regulator. When the EN pin voltage is above $V_{EN_VCC_H}$, the internal LDO regulates the VCC voltage. The precision enable circuitry is turned on once V_{CC} is above V_{CC_UVLO} . The device is in standby mode if EN voltage is below $V_{EN_VOUT_H}$. The internal MOSFETs remains in tri-state unless the voltage on EN pin goes beyond $V_{EN_VOUT_H}$ threshold. The TPS7H4010-SEP also employs UVLO protection. If the VCC voltage is below the V_{CC_UVLO} level, the output of the regulator is turned off.

7.4.3 Active Mode

The TPS7H4010-SEP is in active mode when the EN voltage is above $V_{EN_VOUT_H}$, and V_{CC} is above V_{CC_UVLO} . The simplest way to enable the operation of the TPS7H4010-SEP is to pull up the EN pin to PVIN, which allows self-start-up when the input voltage ramps up.

In active mode, depending on the load current and mode setting, the TPS7H4010-SEP is in one of four modes:

- CCM with fixed switching frequency when load current is above half of the peak-to-peak inductor current ripple;
- DCM with fixed switching frequency when load current is lower than half of the peak-to-peak inductor current ripple in CCM operation;
- PFM when switching frequency is decreased at very light load;
- Under overcurrent or overtemperature conditions, the device operates in one of the fault protection modes.

See $\frac{1}{2}$ for mode-setting details.

7.4.3.1 CCM Mode

In CCM operation, inductor current has a continuous triangular waveform. The HS switch is on at the beginning of a switching cycle and the LS switch is turned off the end of each switching cycle. In auto mode, the TPS7H4010-SEP operates in CCM when the load current is higher than $\frac{1}{2}$ of the peak-to-peak inductor current ($I_{Lripple}$). In FPWM mode, the TPS7H4010-SEP operates in CCM regardless of load.

In CCM operation, the switching frequency is typically constant, unless t_{ON-MIN} , $t_{OFF-MIN}$, or $I_{PEAK-MIN}$ conditions are met. The constant switching frequency is determined by RT pin setting, or the external synchronization clock frequency. The duty cycle is also constant in CCM: $D = V_{OUT} / V_{IN}$ if loss is ignored, regardless of load. The peak-to-peak inductor ripple is constant with the same V_{IN} and V_{OUT} , regardless of load.

With very high or very low supply voltages, when the t_{ON-MIN} or $t_{OFF-MIN}$ condition is met, the frequency reduces to maintain V_{OUT} regulation with even higher or lower V_{IN} , respectively. When the I_{PEAK_MIN} condition is met in auto mode, switching frequency will fold back to provide higher efficiency. I_{PEAK_MIN} is disabled in FPWM mode.

7.4.3.2 DCM Mode

DCM operation only happens in auto mode, when the load current is lower than half of the CCM inductor current ripple, and peak current is higher than $I_{PEAK-MIN}$. There is no DCM in FPWM mode. DCM is also known as diode emulation mode. The LS FET is turned off when the inductor current ramps to 0 A. DCM has the same switching frequency as CCM, which is set by the RT pin. Duty cycle and peak current reduces with lighter load in DCM. DCM is more efficient than FPWM under the same condition, because of lower switching losses and lower conduction losses. When the peak current reduces to I_{PEAK_MIN} at lighter load, the TPS7H4010-SEP operates in PFM mode.



7.4.3.3 PFM Mode

Pulse-frequency-modulation (PFM) mode is activated when peak current is lower than $I_{PEAK-MIN}$, only in auto mode. Peak current is kept constant and V_{OUT} is regulated by frequency. Efficiency is greatly improved by lowered switching losses, especially at very light loads.

In PFM operation, a small DC positive offset appears on V_{OUT} . The lower the frequency is folded back in PFM, the more the DC offset is on V_{OUT} . See V_{OUT} regulation curves in *Application Curves* section. If the DC offset on V_{OUT} is not acceptable, a dummy load at V_{OUT} , or lower R_{FBT} and R_{FBB} resistance values can be used to reduce the offset. Alternatively the device can be run in FPWM mode where the switching frequency is constant, and no offset is added to affect the V_{OUT} accuracy unless $t_{ON MIN}$ is reached.

7.4.3.4 Fault Protection Mode

The TPS7H4010-SEP has hiccup current protection at extreme overload and short circuit conditions. Hiccup is activated when V_{OUT} droops below 40% (typical) of the regulation voltage and stays for 128 consecutive switching cycles. Hiccup is disabled during soft start. In hiccup, the device turns off V_{OUT} and re-tries soft start after 46-ms wait time. Cycle repeats until overcurrent fault condition has been removed. Hiccup mode helps to reduce the device power dissipation and die temperature under severe overcurrent conditions and short circuits. It improves system reliability and prolongs the life span of the device.

Under overcurrent conditions when V_{OUT} droops below regulation but above 40% of regulated voltage, the TPS7H4010-SEP stays in cycle-by-cycle HS and LS current limiting protection mode.

Thermal shutdown prevents the device from extreme junction temperature by turning off the device when the junction temperature exceeds 160°C (typical). After thermal shutdown occurs, hysteresis prevents the device from switching until the junction temperature drops to approximately 135°C. When the junction temperature falls below 135°C, the TPS7H4010-SEP restarts.



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS7H4010-SEP device is a step-down DC-DC voltage regulator. It is designed to operate with a wide supply voltage range (3.5 V to 32 V), wide switching frequency range (350 kHz to 2.2 MHz), and wide output voltage range: up to 95% V_{IN} . The TPS7H4010-SEP is a synchronous converter with both HS and LS MOSFETs integrated, and it is capable of delivering a maximum output current of 6 A. The following design procedure can be used to select component values for the TPS7H4010-SEP. This section presents a simplified discussion of the design process.

8.2 Typical Application

The TPS7H4010-SEP requires only a few external components to perform high-efficiency power conversion, as shown in \boxtimes 8-1.



図 8-1. TPS7H4010-SEP Basic Schematic

The TPS7H4010-SEP also integrates many practical features to meet a wide range of system design requirements and optimization, such as UVLO, programmable soft-start time, start-up tracking, programmable switching frequency, clock synchronization and a power-good flag. Note that for ease of use, the feature pins do not require an additional component when not in use. They can be either left floating or shorted to ground. Please refer to *Pin Configuration and Functions* section for details.

A comprehensive schematic with all features utilized is shown in \boxtimes 8-2.





Copyright © 2017, Texas Instruments Incorporated

図 8-2. TPS7H4010-SEP Comprehensive Schematic With All Features Utilized

The external components must fulfill not only the needs of the power conversion, but also the stability criteria of the control loop. The TPS7H4010-SEP is optimized to work with a range of external components. For quick component selection, $\frac{1}{5}$ 8-1 can be used.

	2x 0 1. 1ypi		liour componen	0010001011				
f _{SW} (kHz)	V _{OUT} (V)	L (µH)	С _{ОUT} (µF) ⁽¹⁾	R _{FBT} (kΩ)	R _{FBB} (kΩ)	R _T (kΩ)		
350	1	2.2	500	100	OPEN	115		
500	1	1.5	400	100	OPEN	78.7 or open		
1000	1	0.68	200	100	OPEN	39.2		
2200	1	0.47	100	100	OPEN	17.4		
350	3.3	4.7	200	100	43.5	115		
500	3.3	3.3	150	100	43.5	78.7 or open		
1000	3.3	1.8	88	100	43.5	39.2		
2200	3.3	1.2	44	100	43.5	17.4		
350	5	6.8	120	100	25	115		
500	5	4.7	88	100	25	78.7 or open		
1000	5	3.3	66	100	25	39.2		
2200	5	2.2	44	100	25	17.4		
350	12	15	66	100	9.1	115		
500	12	10	44	100	9.1	78.7 or open		
1000	12	6.8	22	100	9.1	39.2		
350	24	22	40	100	4.3	115		
500	24	15	30	100	4.3	78.7 or open		

表 8-1	Ι. Τ	vpical	Comp	onent	Selection	۱
-------	------------------	--------	------	-------	-----------	---

(1) All the C_{OUT} values are after derating. Add more when using ceramics.



8.2.1 Design Requirements

Detailed design procedure is described based on a design example. For this design example, use the parameters listed in $\frac{1}{8}$ 8-2.

	anipie Faranielers
DESIGN PARAMETER	VALUE
Typical input voltage	12 V
Output voltage	5 V
Output current	6 A
Operating frequency	500 kHz
Soft-start time	11 ms

	表 8-2	. Design	Example	Parameters
--	-------	----------	---------	------------

8.2.2 Detailed Design Procedure

8.2.2.1 Output Voltage Setpoint

The output voltage of the TPS7H4010-SEP device is externally adjustable using a resistor divider network. The divider network is comprised of top feedback resistor R_{FBT} and bottom feedback resistor R_{FBB} . Use \neq 24 to determine the output voltage of the converter.

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R_{FBT}}{R_{FBB}}\right)$$
(24)

Typically, $R_{FBT} = 10 \text{ k}\Omega$ to 100 k Ω is recommended. Larger R_{FBT} and R_{FBB} values reduce the quiescent current going through the divider, which help maintain high efficiency at very light loads. But larger divider values also make the feedback path more susceptible to noise. If efficiency at very light loads is critical in a certain application, R_{FBT} up to 1 M Ω can be used.

$$R_{FBB} = \frac{V_{FB}}{V_{OUT} - V_{FB}} R_{FBT}$$
(25)

 R_{FBT} = 100 k Ω is selected here. R_{FBB} = 24.99 k Ω can be calculated to get 5-V output voltage.

8.2.2.2 Switching Frequency

The default switching frequency of the TPS7H4010-SEP device is set at 500 kHz. For this design, the RT pin can be floating, and the TPS7H4010-SEP switches at 500 kHz in CCM mode. An R_T resistor of 78.7 k Ω , calculated using \gtrsim 13, \boxtimes 7-12, or \gtrsim 7-1, can be connected from RT pin to ground to obtain 500-kHz operation frequency as well.

The TPS7H4010-SEP switching action can synchronize to an external clock from 350 kHz to 2.2 MHz. TI recommends connecting an external clock to the SYNC/MODE pin with a 50- Ω to 100- Ω termination resistor. The SYNC/MODE pin must be grounded if not used.

RT pin is floating and SYNC/MODE pin is tied to ground in this design.

8.2.2.3 Input Capacitors

The TPS7H4010-SEP device requires high-frequency ceramic input decoupling capacitors. Depending on the application, a bulk input capacitor can also be added. The typical recommended ceramic decoupling capacitors include one small $0.1-\mu$ F to $1-\mu$ F capacitor, and one large $10-\mu$ F to $22-\mu$ F capacitor. TI recommends high-quality ceramic type X5R or X7R capacitors. The voltage rating must be greater than the maximum input voltage. As a general rule, to compensate the derating TI recommends a voltage rating of twice the maximum input voltage.

It is very important in buck regulator applications to place the small decoupling capacitor right next to the PVIN and PGND pins. This capacitor is used to bypass the high frequency switching noise by providing a return path of the noise. It prevents the noise from spreading to wider area of the board. The large bypass ceramic capacitor must also be as close as possible to the PVIN and PGND pins.



Additionally, some bulk capacitance may be required, especially if the TPS7H4010-SEP circuit is not located within approximately 2 inches from the input voltage source. This capacitor is used to provide damping to the voltage spike due to the lead inductance of the cable. The optimum value for this capacitor is four times the ceramic input capacitance with ESR close to the characteristic impedance of the LC filter formed by your input inductance and your ceramic input capacitors. It is not critical that the electrolytic filter be at the optimum value for damping, but it must be rated to handle the maximum input voltage including ripple voltage.

For this design, two 10- μ F, X7R dielectric capacitors rated for 50 V are used for the input decoupling capacitance, and a capacitor with a value of 0.47 μ F for high-frequency filtering.

Note

DC bias effect: High capacitance ceramic capacitors have a DC bias derating effect, which will have a strong influence on the final effective capacitance. Therefore, the right capacitor value has to be chosen carefully. Package size and voltage rating in combination with dielectric material are responsible for differences between the rated capacitor value and the effective capacitance.

8.2.2.4 Inductor Selection

The first criterion for selecting an output inductor is the inductance. In most buck converters, this value is based on the desired peak-to-peak ripple current in the inductor, $I_{Lripple}$. An inductance that gives a ripple current of 10% to 30% of the maximum output current (6 A) is a good starting point. The inductance can be calculated from \vec{x} 26:

$$\mathsf{L} = \frac{\left(\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}\right) \times \mathsf{D}}{f_{\mathsf{SW}} \times \mathsf{I}_{\mathsf{Lripple}}}$$

where

- I_{Lripple} = (0.1 to 0.3) × I_{L MAX}
- I_{L_MAX} = 6 A for TPS7H4010-SEP
- $\overline{D} = V_{OUT} / V_{IN}$

Selected I_{Lripple} is between 10% to 30% of the rated current of the device.

As with switching frequency, the selection of the inductor is a tradeoff between size, cost, and performance. Higher inductance gives lower ripple current and hence lower output voltage ripple. With peak current mode control, the current ripple is the input signal to the control loop. A certain amount of ripple current is needed to maintain the signal-to-noise ratio of the control loop. Within the same series (same size/height), a larger inductance will have a higher series resistance (ESR). With similar ESR, size and/or height will be greater. Larger inductance also has slower current slew rate during large load transients.

Lower inductance usually results in a smaller, less expensive component; however, the current ripple will be higher, thus more output capacitor is needed to maintain the same amount of output voltage ripple. The RMS current is higher with the same load current due to larger ripple. The switching loss is higher because the switch current, which is the peak current, is higher when the HS switch turns off and LS switch turns on. Core loss of the inductor is also larger with higher ripple. Core loss needs to be considered, especially with higher switching frequencies. Check the ripple current over V_{IN_MIN} to V_{IN_MAX} range to make sure current ripple is reasonable over entire supply voltage range.

For applications with large V_{OUT} and typical V_{OUT} / V_{IN} > 50%, sub-harmonic oscillation can be a concern in peak current-mode-controlled buck converters. Select inductance so that

$$L \ge V_{OUT} / (N \times f_{SW})$$

where

• N = 3.6 with TPS7H4010-SEP

(26)



The second criterion is inductor saturation current rating. Because the maximum inductor current is limited by the high-side switch current limit, it is advised to select an inductor with a saturation current higher than the $I_{LIMIT-HS}$. TI recommends selection of soft saturation inductors. A power inductor could be the major source of radiated noise. When EMI is a concern in the application, select a shielded inductor, if possible.

For this design, 20% ripple of 6 A yields 4.86-µH inductance. A 4.7-µH inductor is selected, which gives 21% ripple current.

8.2.2.5 Output Capacitor Selection

The output capacitor is responsible for filtering the inductor current, and supplying load current during transients. Capacitor selection depends on application conditions as well as ripple and transient requirements. Best performance is achieved by using ceramic capacitors or combinations of ceramic and other types of capacitors. For high output voltage conditions, such as 12 V and above, finding ceramic capacitors that are rated for an appropriate voltage becomes challenging. In such cases choose a low-ESR capacitor. It is a good idea to use a low-value ceramic capacitor in parallel with other capacitors, to bypass high frequency noise between ground and V_{OUT} .

For a given input and output requirement, 式 28 gives an approximation for a minimum output capacitor required.

$$C_{OUT} > \frac{1}{(f_{SW} \times r \times \Delta V_{OUT} / I_{OUT})} \times \left[\left(\frac{r^2}{12} \times (1 + D') \right) + \left(D' \times (1 + r) \right) \right]$$
(28)

where

- r = Ripple ratio of the inductor ripple current (I_{Lripple} / 6 A)
- ΔV_{OUT} = Target output voltage undershoot, for example, 5% to 10% of V_{OUT}
- D' = 1 duty cycle
- f_{SW} = switching frequency
- I_{OUT} = load current

Along with \pm 28, for the same requirement calculate the maximum ESR with \pm 29.

$$\mathsf{ESR} < \frac{\mathsf{D}'}{\mathsf{f}_{\mathsf{SW}} \times \mathsf{C}_{\mathsf{OUT}}} \times (\frac{1}{\mathsf{r}} + 0.5) \tag{29}$$

The output capacitor is also the dominating factor in the loop response of a peak-current mode controlled buck converter. A simplified estimation of the control loop crossover frequency can be found by \pm 18.

Select C_{OUT} so that the f_X is no higher than 1/6 of the switching frequency. Typically, $f_X / f_{SW} = 1/10$ to 1/8 provides a good combination of stability and performance.

For this design, one 0.47- μ F, 50-V X7R and four 22- μ F, 16-V, X7R ceramic capacitors are used in parallel based on a target output voltage overshoot value of 10%.

8.2.2.6 Feed-Forward Capacitor

The TPS7H4010-SEP is internally compensated. Typically, select $R_{FBT} \le 100 \text{ k}\Omega$, then C_{FF} is not needed. When very low quiescent current is needed, $R_{FBT} = 1 \text{ M}\Omega$ may be used. If C_{OUT} is mainly ceramic type low ESR capacitors, an external feed-forward capacitor C_{FF} may be needed to improve the phase margin. Add C_{FF} in parallel with R_{FBT} . C_{FF} is chosen such that the phase boost is maximized at the estimated crossover frequency f_X . $\vec{\pi}$ 21 was tested.

With this design, because R_{FBT} = 100 k Ω is selected, no C_{FF} is needed.

8.2.2.7 Bootstrap Capacitors

Every TPS7H4010-SEP design requires a bootstrap capacitor, C_{BOOT} . The recommended bootstrap capacitor is 0.47 μ F and rated at 6.3 V or greater. The bootstrap capacitor is located between the SW pin and the CBOOT pin. The bootstrap capacitor must be a high-quality ceramic type with X7R or X5R grade dielectric for temperature stability.



8.2.2.8 VCC Capacitor

The VCC pin is the output of an internal LDO for TPS7H4010-SEP. The input for this LDO comes from either V_{IN} or BIAS pin voltage. The recommended C_{VCC} capacitor is 2.2 µF and rated at 6.3 V or greater. It must be a high-quality ceramic type with X7R or X5R grade to insure stability. Never short VCC pin to ground during operation.

8.2.2.9 BIAS

Because $V_{OUT} = 5 \text{ V}$ in this design, the BIAS pin is tied to V_{OUT} to reduce LDO power loss. The output voltage is supplying the LDO current instead of the input voltage. The power saving is $I_{LDO} \times (V_{IN} - V_{OUT})$. The power saving is more significant when $V_{IN} >> V_{OUT}$ and with higher frequency operation. To prevent V_{OUT} noise and transients from coupling to BIAS, a series resistor, 1 Ω to 10 Ω , may be added between V_{OUT} and BIAS. A bypass capacitor with a value of 1 µF or higher can be added close to the BIAS pin to filter noise.

8.2.2.10 Soft Start

The SS/TRK pin can be floating to start up following the internal soft-start ramp. In order to extend the soft-start time, an external soft-start capacitor can be used. Use $\neq 12$ in order to calculate the soft-start capacitor value.

With a desired soft-start time t_{SS} = 11 ms, a soft-start charging current of I_{SSC} = 2 µA (typical), and V_{FB} = 1.006 V (typical), \neq 12 yields a soft-start capacitor value of 22 nF.

8.2.2.11 Undervoltage Lockout Setpoint

The system undervoltage lockout (UVLO) is adjusted using the external voltage divider network of R_{ENT} and R_{ENB} . With one selected R_{ENT} value, R_{ENB} can be found by $\neq 10$.

Note that the divider adds to supply quiescent current by V_{IN} / (R_{ENT} + R_{ENB}). Small R_{ENT} and R_{ENB} values add more quiescent current loss. However, large divider values make the node more sensitive to noise.

In this design, EN pin is tied to PVIN pin with a 100-k Ω resistor.

8.2.2.12 PGOOD

For this design, a 100-k Ω resistor is used to pull up PGOOD to V_{OUT}.

8.2.3 Application Curves





TPS7H4010-SEP JAJSKK6A – NOVEMBER 2020 – REVISED DECEMBER 2021



TPS7H4010-SEP

JAJSKK6A - NOVEMBER 2020 - REVISED DECEMBER 2021





TPS7H4010-SEP JAJSKK6A – NOVEMBER 2020 – REVISED DECEMBER 2021



TPS7H4010-SEP

JAJSKK6A – NOVEMBER 2020 – REVISED DECEMBER 2021







9 Power Supply Recommendations

The TPS7H4010-SEP is designed to operate from an input voltage supply range from 3.5 V to 32 V. This input supply must be able to withstand the maximum input current and maintain a voltage above 3.5 V at the PVIN pin. The resistance of the input supply rail must be low enough that an input current transient does not cause a high enough drop at the TPS7H4010-SEP supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is located more than a few inches from the TPS7H4010-SEP, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. A 47- μ F or 100- μ F electrolytic capacitor is a typical choice.

10 Layout

10.1 Layout Guidelines

The performance of any switching converter depends heavily upon the layout of the PCB. Use the following guidelines to design a PCB layout with optimum power conversion performance, EMI performance, and thermal performance.

- 1. Place ceramic high frequency bypass capacitors as close as possible to the PVIN and PGND pins, which are right next to each other on the package. Place the small value ceramic capacitor closest to the pins. This is very important for EMI performance.
- 2. Use short and wide traces, or localized IC layer planes, for high current paths, such as V_{IN}, V_{OUT}, SW, and GND connections. Short and wide copper traces reduce power loss and noise due to low parasitic resistance and inductance. Wide copper traces also help reduce die temperature, because they also provide wide heat dissipation paths. Use thick copper (2 oz) on high current layer(s) if possible.
- 3. Confine pulsing current paths (V_{IN}, SW, and ground return for V_{IN}) on the device layer as much as possible to prevent switching noises from contaminating other layers.
- 4. C_{BOOT} capacitor also contains pulsing current. Place C_{BOOT} close to the pin and route to SW with short trace. The pinout of the device makes it easy to optimize the C_{BOOT} placement and routing.
- 5. Use a solid ground plane at the layer right underneath the device as a noise shielding and heat dissipation path.
- 6. Place the VCC bypass capacitor close to the VCC pin. Tie the ground pad of the capacitor to the ground plane using a via right next to it.
- 7. Use via next to AGND pin to the ground plane.
- Minimize trace length to the FB pin. Both feedback resistors must be located right next to the FB pin. Tie the ground side of R_{FBB} to the ground plane with a via right next to it. Place C_{FF} directly in parallel with R_{FBT} if used.
- 9. If V_{OUT} accuracy at the load is important, make sure the V_{OUT} sense point is made close to the load. Route V_{OUT} sense to R_{FBT} through a path away from noisy nodes and preferably on a layer on the other side of the ground plane. If BIAS is connected to V_{OUT}, do not use the same trace to route V_{OUT} to BIAS and to R_{FBT}. BIAS current contains pulsing driver current and it changes with operating mode. Use separated traces for BIAS and V_{OUT} sense to optimize V_{OUT} regulation accuracy.
- 10. Provide adequate device heat sinking. Use an array of heat-sinking vias to connect the exposed pad to the ground plane and the bottom PCB layer. Connect the DAP and NC pins on the short sides of the device to the GND net, so that IC layer ground copper can provide an optimal dog-bone shape heat sink. Heat generated on the die can flow directly from device junction to the DAP then to the copper and spread to the wider copper outside of the device. Try to keep copper area solid on the top and bottom layer around thermal vias on the DAP to optimize heat dissipation.



10.1.1 Layout For EMI Reduction

To optimize EMI performance, place the components in the high di/dt current path, as shown in \boxtimes 10-1, as close as possible to each other. When the components are close to each other, the area of the loop enclosed by these components, and the parasitic inductance of this loop, are minimized. The noises generated by the pulsing current and parasitic inductances are then minimized.



図 10-1. Pulsing Current Path of Buck Converter

In a buck converter, the high di/dt current path is composed of the HS and LS MOSFETs and the input capacitors. Because the two MOSFETs are integrated inside the device, they are closer to each other than in discrete solutions. PVIN and PGND pins are the connections from the MOSFETs to the input capacitors. The first step of the layout must be placing the input capacitors, especially the small value ceramic bypass one, as close as possible to PVIN and PGND pins.

The TPS7H4010-SEP pinout is optimized for low EMI layout. Multiple pins are used for PVIN and PGND to minimized bond wire resistances and inductances. The PVIN and PGND pins are right next to each other to simplify optimal layout. The CBOOT pin is placed next to SW pin for easy and compact C_{BOOT} capacitor layout.

10.1.2 Ground Plane

The ground plane of a PCB provides the best return path for the pulsing current on the device layer. Make sure the ground plane is solid, especially the part right underneath the pulsing current paths. Solid copper under a pulsing current path provide a mirrored return path for the high frequency components and minimize voltage spikes generated by the pulsing current. It shields the layers on the other side of the plane from switching noises. Route signal traces on the other side of the ground plane as much as possible. Use multiple vias in parallel to connect the grounds on the device layer to the ground plane.

10.1.3 Optimize Thermal Performance

The key to thermal optimization on PCB design is to provide heat transferring paths from the device to the outer large copper area. Use thick copper (2 oz) on high current layer(s) if possible. Use thermal vias under the DAP to transfer heat to other layers. Connect NC pins to the GND net so that GND copper can run underneath the device to create dog-bone shape heat sink. Try to leave copper solid on IC side as much as possible above and below the device. Place components and route traces away from major heat transferring paths, if possible, to avoid blocking heat dissipation path. Try to leave copper solid, free of components and traces, around the thermal vias on the other side of the board as well. Solid copper behaves as heat sink to spread the heat to a larger area.

When calculating power dissipation, use the maximum input voltage and the average output current for the application. Many common operating conditions are provided in *Application Curves* section. Less common applications can be derived through interpolation. In all designs, the junction temperature must be kept below the rated maximum of 125°C.



10.2 Layout Example

A layout example is shown in \boxtimes 10-2. A four-layer board is used with 2-oz copper on the top and bottom layers and 1-oz copper on the inner two layers. \boxtimes 10-2 shows the relative scale of the TPS7H4010-SEP device with 0805 and 1210 input and output capacitors, 7-mm × 7-mm inductor and 0603 case size for all other passive components. The trace width of the signal connections are not to scale.

The components are placed on the top layer and the high current paths are routed on the top layer as well. The remaining space on the top layer can be filled with GND polygon. Thermal vias are used under the DAP and around the device. The GND copper was extended to the outside of the device, which serves as copper heat sink.

The mid-layer 1 is right underneath the top layer. It is a solid ground plane, which serves as noise shielding and heat dissipation path.

The V_{OUT} sense trace is routed on the 3rd layer, which is mid-layer 2. Ground plane provided noise shielding for the sense trace. The V_{OUT} to BIAS connection is routed by a separate trace.

The bottom layer is also a solid ground copper in this example. Solid copper provides best heat sinking for the device. If components and traces need to be on the bottom layer, leave the area around thermal vias as solid as possible. Try not to cut heat dissipation path by a trace. The board can be used for various frequencies and output voltages, with component variation. For more details, see the *TPS7H4010-SEP EVM User's Guide*.



図 10-2. TPS7H4010-SEP Layout Example



11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Related Documentation

For related documentation see the following:

- Texas Instruments, TPS7H4010EVM User's Guide user's guide
- Texas Instruments, TPS7H4010-SEP Total Ionizing Dose (TID) radiation report
- Texas Instruments, TPS7H4010-SEP Neutron Displacement Damage Characterization radiation report
- Texas Instruments, TPS7H4010-SEP Single-Event Effects Test Report radiation report
- Texas Instruments, TPS7H4010-SEP Production Flow and Reliability Report
- Texas Instruments, AN-2020 Thermal Design By Insight, Not Hindsight application report

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

11.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS7H4010MKGDSEP	ACTIVE	XCEPT	KGD	0	10	RoHS & Green	Call TI	N / A for Pkg Type	-55 to 125		Samples
TPS7H4010MRNPSEP	ACTIVE	WQFN	RNP	30	490	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-55 to 125	PS7H4010 RNPSEP	Samples
TPS7H4010MRNPTSEP	ACTIVE	WQFN	RNP	30	250	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-55 to 125	PS7H4010 RNPSEP	Samples
V62/19623-019A	ACTIVE	XCEPT	KGD	0	10	RoHS & Green	Call TI	N / A for Pkg Type			Samples
V62/19623-01XE	ACTIVE	WQFN	RNP	30	250	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-55 to 125	PS7H4010 RNPSEP	Samples
V62/19623-01XE-T	ACTIVE	WQFN	RNP	30	490	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-55 to 125	PS7H4010 RNPSEP	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7H4010MRNPTSEP	WQFN	RNP	30	250	180.0	16.4	4.25	6.25	0.95	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

23-Jun-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7H4010MRNPTSEP	WQFN	RNP	30	250	213.0	191.0	35.0

TEXAS INSTRUMENTS

www.ti.com

TRAY



23-Jun-2023



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal												
Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
TPS7H4010MRNPSEP	RNP	WQFN	30	490	35 x 14	150	315	135.9	7620	8.8	7.9	8.15
V62/19623-01XE-T	RNP	WQFN	30	490	35 x 14	150	315	135.9	7620	8.8	7.9	8.15

......

RNP 30

4 x 6, 0.5 mm pitch

GENERIC PACKAGE VIEW

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





RNP0030C



PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing Air inteal dimensions are in minimeters. Any dimensions in parentnesis are for reference only. Dimensioning and per ASME Y14.5M.
 This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



RNP0030C

EXAMPLE BOARD LAYOUT

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



RNP0030C

EXAMPLE STENCIL DESIGN

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated