

# TPS2663x 60V、6A の電力制限、サージ保護産業用 eFuse

## 1 特長

- 4.5V から 60V の動作範囲、絶対最大定格 67V
- 60V、31mΩ、R<sub>ON</sub> のホットスワップ FET を内蔵
- 外付けの N チャンネル FET でサポートする逆極性保護および逆電流ブロック
- 0.6A から 6A の調整可能な電流制限 (±7%)
- 電気的高速過渡 (IEC61000-4-4) 耐性とサージ時の負荷保護 (IEC 61000-4-5)、Class-A のシステム性能付き
- 高速な逆電流ブロック (0.17μs)
- 可変出力電力制限を備えたバリエーション (±6%)
- 可変 UVLO、OVP カットオフ、出力スルーレート制御による突入電流制限
- デバイス起動中のサーマルレギュレーションにより大容量および未知の容量性負荷を充電可能
- 35V と 39V の最大過電圧クランプを備えたバリエーション
- パワーグッド出力 (PGOOD)
- 過電流フォルト応答オプションとして、自動再試行とラッチオフを選択可能 (MODE)
- 2 倍のパルス過電流をサポートするバリエーション
- アナログ電流モニタ (IMON) 出力 (±6%)
- UL 2367 認定
  - ファイル番号 E169910
  - RILIM ≥ 3kΩ
- IEC 62368-1 認証済み

## 2 アプリケーション

- ファクトリ・オートメーションおよび制御 - PLC、DCS、HMI、I/O モジュール、センサ・ハブ
- モータ・ドライブ - CNC、エンコーダ電源
- 電子回路ブレーカ

## 3 概要


TPS2663x デバイスは、31mΩ の FET を内蔵した使いやすい正の 60V、6A の eFuse です。このデバイスの入力逆極性フォルト保護や逆電流ブロックを必要とするシステム設計において、外付け N チャンネル FET を制御するための B-FET ドライバを備えています。このデバイスには堅牢な保護機能が組み込まれ、IEC61000-4-5 産業用サージテストなどのシステムテスト中に保護を必要とするシステム設計を簡素化できます。このデバイスには、可変出力電力制限 (PLIM) 機能も備え、IEC61010-1 や UL1310 などの規格への準拠を必要とするシステム設計を簡素化できます。それ以外にも、可変の過電流保護、高速な短絡保護、出力スルーレート制御、過電圧保護、低電圧誤動作防止などの保護機能を搭載しています。

システム状態の監視や下流負荷の制御のために、このデバイスはフォルト出力および高精度の電流監視出力を備えています。PGOOD を使用して、下流の DC-DC コンバータの制御をイネーブル/ディセーブルできます。MODE ピンにより、2 種類の電流制限フォルト応答 (ラッチオフ、自動再試行) のどちらにもデバイスを柔軟に設定できます。


### パッケージ情報

部品番号	パッケージ (1)	パッケージサイズ(2)
TPS26630 TPS26631 TPS26632 TPS26633 TPS26635 TPS26637	RGE (VQFN, 24)	4.00mm × 4.00mm
TPS26631 TPS26633 TPS26636 TPS26637	PWP (HTSSOP, 20)	6.50mm × 4.40mm

- 供給されているすべてのパッケージについては、セクション 12 を参照してください。
- パッケージサイズ (長さ × 幅) は公称値で、該当する場合はピンも含まれます。



概略回路図



24V 電源での IEC61000-4-5 サージ性能

## Table of Contents

<b>1 特長</b> .....	<b>1</b>	<b>9 Application and Implementation</b> .....	<b>29</b>
<b>2 アプリケーション</b> .....	<b>1</b>	9.1 Application Information.....	29
<b>3 概要</b> .....	<b>1</b>	9.2 Typical Application: Power Path Protection in a PLC System.....	29
<b>4 Device Comparison Table</b> .....	<b>2</b>	9.3 System Examples.....	35
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	9.4 Dos and Do Nots.....	37
<b>6 Specifications</b> .....	<b>5</b>	9.5 Power Supply Recommendations.....	37
6.1 Absolute Maximum Ratings.....	5	9.6 Layout.....	38
6.2 ESD Ratings.....	5	<b>10 Device and Documentation Support</b> .....	<b>41</b>
6.3 Recommended Operating Conditions.....	5	10.1 Documentation Support.....	41
6.4 Thermal Information.....	6	10.2 ドキュメントの更新通知を受け取る方法.....	41
6.5 Electrical Characteristics.....	6	10.3 サポート・リソース.....	41
6.6 Timing Requirements.....	8	10.4 Trademarks.....	41
6.7 Typical Characteristics.....	10	10.5 静電気放電に関する注意事項.....	41
<b>7 Parameter Measurement Information</b> .....	<b>13</b>	10.6 用語集.....	41
<b>8 Detailed Description</b> .....	<b>15</b>	<b>11 Revision History</b> .....	<b>41</b>
8.1 Overview.....	15	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>42</b>
8.2 Functional Block Diagram.....	16		
8.3 Feature Description.....	17		
8.4 Device Functional Modes.....	28		

## 4 Device Comparison Table

PART NUMBER	OVERVOLTAGE PROTECTION	OVERLOAD FAULT RESPONSE	ADJUSTABLE OUTPUT POWER LIMITING
TPS26630	Overvoltage cutoff, adjustable	Active current limiting (1x)	No
TPS26631	Overvoltage cutoff, adjustable	Active current limiting with pulse current support (2x)	No
TPS26632	Overvoltage clamp, fixed (35-V max)	Active current limiting (1x)	Yes
TPS26633	Overvoltage clamp, fixed (35-V max)	Active current limiting with pulse current support (2x)	Yes
TPS26635	Overvoltage clamp, fixed (39-V max)	Active current limiting with pulse current support (2x)	Yes
TPS26636	Overvoltage clamp, fixed (39-V max)	Active current limiting (1x)	Yes
TPS26637	—	Active current limiting with pulse current support (2x)	Yes

## 5 Pin Configuration and Functions




図 5-1. TPS26630, TPS26631 RGE Package; 24-Pin VQFN (Top View)




図 5-2. TPS26631 PWP Package, 20-Pin HTSSOP (Top View)




図 5-3. TPS26632, TPS26633, TPS26635, TPS26637 RGE Package; 24-Pin VQFN (Top View)




図 5-4. TPS26633, TPS26636, TPS26637 PWP Package; 20-Pin HTSSOP (Top View)

表 5-1. Pin Configuration and Functions

NAME	PIN		TYPE <sup>(1)</sup>	DESCRIPTION
	VQFN	HTSSOP		
IN	1	1	P	Power input. Connects to the DRAIN of the internal FET.
	2	2		
	—	3		
B_GATE	3	4	O	Blocking FET gate driver output. Connect B_GATE to GATE of the external NFET. If external FET is not used then leave B_GATE pin floating. See the <a href="#">Input Reverse Polarity Protection (B_GATE, DRV)</a> section.
DRV	4	5	O	Blocking FET fast pulldown switch drive. Connect DRV to the GATE of external pulldown switch. Leave this pin floating if external N-FET is not used.
IN_SYS	5	6	P	Power input and supply voltage of the device. When an external Blocking FET is used then connect IN_SYS to source of the FET. Short IN_SYS to IN in case blocking FET is not used.

表 5-1. Pin Configuration and Functions (続き)

NAME	PIN		TYPE <sup>(1)</sup>	DESCRIPTION
	VQFN	HTSSOP		
UVLO	6	7	I	Input for setting the programmable undervoltage lockout threshold. An undervoltage event turns off the internal FET and asserts FLT to indicate the power-failure. Connect UVLO pin to GND pin to select the internal default threshold.
OVP	7	8	I	Input for setting the programmable overvoltage protection threshold (For TPS26630 and TPS26631 Only). An overvoltage event turns off the internal FET and asserts FLT to indicate the overvoltage fault. Connect OVP pin to GND pin externally to select the internal default threshold.
PLIM	7	8	I	Input for setting the programmable output power limiting threshold (For TPS26632, TPS26633, TPS26635, TPS26636 and TPS26637 Only). Connect a resistor across PLIM to GND to set the output power limit. Connect PLIM to GND if PLIM feature is not used. See the <a href="#">Output Power Limiting, PLIM (TPS26632, TPS26633, TPS26635 and TPS26636 Only)</a> section.
GND	8	9	—	Connect GND to system ground.
dVdT	9	10	I/O	A capacitor from this pin to GND sets output voltage slew rate. See the <a href="#">Hot Plug-In and InRush Current Control</a> section.
ILIM	10	11	I/O	A resistor from this pin to GND sets the overload and short-circuit current limit. See the <a href="#">Overload and Short-Circuit Protection</a> section.
MODE	11	12	I	Mode selection pin for overload fault response. See the <a href="#">Device Functional Modes</a> section.
SHDN	12	13	I	Shutdown pin. Pulling SHDN low makes the device to enter into low power shutdown mode. Cycling SHDN pin voltage resets the device that has latched off due to a fault condition.
IMON	13	14	O	Analog current monitor output. This pin sources a scaled down ratio of current through the internal FET. A resistor from this pin to GND converts current to proportional voltage. If unused, leave this pin floating.
FLT	14	15	O	Fault event indicator. This pin is an open drain output. If unused, leave floating or connect to GND.
PGTH	15	16	I	PGOOD comparator input.
PGOOD	16	17	O	Active High. A high indicates PGTH has crossed the $V_{(PGTHR)}$ threshold and the internal FET is enhanced. PGOOD goes low when $V_{(PGTH)}$ hits $V_{(PGTHF)}$ threshold. If PGOOD is unused then connect to GND or leave it floating.
OUT	17	18	P	Power output of the device.
	18	19		
	—	20		
N. C	19	—	—	No connect.
	20			
	21			
	22			
	23			
24				
PowerPAD™ integrated circuit package	—	—	—	Connect PowerPAD integrated circuit package to GND plane for heat sinking. Do not use PowerPAD integrated circuit package as the only electrical connection to GND.

(1) I = input, O = output, I/O = input and output, P = power

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
IN_SYS	Input Voltage	-60	67	V
IN_SYS (10ms transient), T <sub>A</sub> = 25 °C		-60	75	V
IN, OUT, UVLO, FLT, PGOOD, PGTH		-0.3	67	V
IN_SYS – OUT (10ms transient), with a Blocking FET		-85		V
IN (10ms transient), T <sub>A</sub> = 25 °C		-0.3	75	V
BGATE		-60	81	V
BGATE – IN_SYS		-0.3	14	V
DRV		-60	72	V
DRV – IN_SYS		-0.3	20	V
OVP, dVdT, IMON, MODE, SHDN, ILIM, PLIM		-0.3	5.5	V
I <sub>FLT</sub> , I <sub>dVdT</sub> , I <sub>PGOOD</sub>	Sink current		10	mA
I <sub>dVdT</sub> , I <sub>ILIM</sub> , I <sub>PLIM</sub> , I <sub>MODE</sub> , I <sub>SHDN</sub>	Source current	Internally limited		
T <sub>J</sub>	Operating Junction temperature	-40	150	°C
	Transient junction temperature	-65	T <sub>(TSD)</sub>	
T <sub>stg</sub>	Storage temperature	-65	150	

(1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
IN_SYS, IN	Input Voltage	4.5		60	V
OUT, UVLO, PGTH, PGOOD, FLT		0		60	
OVP, dVdT, IMON, MODE		0		4	
SHDN		0		5	
ILIM	Resistance	3		30	kΩ
IMON	Resistance	1			
PLIM	Resistance	60.4		150	
IN, IN_SYS, OUT	External Capacitance	0.1			μF
dVdT		10			nF
T <sub>J</sub>	Operating Junction temperature	-40	25	125	°C

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS2663		UNIT
		RGE (VSON)	PWP (HTSSOP)	
		24 PINS	20 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	31.4	32.2	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	23.2	23.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	10.2	10	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.3	0.3	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	10.2	9.9	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.8	3.6	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

–40°C ≤ T<sub>A</sub> = T<sub>J</sub> ≤ +125°C, 4.5 V < V<sub>(IN\_SYS)</sub> = V<sub>(IN)</sub> < 60 V, V<sub>(SHDN)</sub> = 2 V, R<sub>(ILIM)</sub> = 30 kΩ, IMON = PGOOD =  $\overline{\text{FLT}}$  = OPEN, C<sub>(OUT)</sub> = 1 μF, C<sub>(dVdT)</sub> = OPEN. (All voltages referenced to GND, (unless otherwise noted))

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY VOLTAGE</b>						
V <sub>(IN_SYS)</sub>	Operating input voltage		4.5		60	V
I <sub>Q(ON)</sub>	Supply current	Enabled: V <sub>(SHDN)</sub> = 2 V		1.38	1.7	mA
I <sub>Q(OFF)</sub>		V <sub>(SHDN)</sub> = 0 V		21	60	μA
I <sub>(GND)</sub>	Ground current during reverse polarity	V <sub>(IN_SYS)</sub> = –24V, V <sub>(IN)</sub> = Floating, V <sub>(OUT)</sub> = 0 V		144	200	μA
V <sub>(OVC)</sub>	Over voltage clamp	TPS26632 and TPS26633, V <sub>(IN_SYS)</sub> > 35 V, I <sub>(OUT)</sub> = 1 mA	32	32.8	35	V
		TPS26635 and TPS26636, V <sub>(IN_SYS)</sub> > 40 V, I <sub>(OUT)</sub> = 1 mA	35.7	36.6	39	V
<b>UNDERVOLTAGE LOCKOUT (UVLO) INPUT</b>						
V <sub>(INSYS_UVLO)</sub>	Factory set V <sub>(IN_SYS)</sub> undervoltage trip level trip level	V <sub>(IN_SYS)</sub> rising, V <sub>(UVLO)</sub> = 0 V	15.1	15.46	15.9	V
		V <sub>(IN_SYS)</sub> falling, V <sub>(UVLO)</sub> = 0 V	14	14.47	15.1	V
V <sub>(SEL_UVLO)</sub>	Internal UVLO select threshold		180	210	240	mV
V <sub>(UVLOR)</sub>	UVLO threshold voltage, rising		1.176	1.2	1.224	V
V <sub>(UVLOF)</sub>	UVLO threshold voltage, falling		1.09	1.122	1.15	V
I <sub>(UVLO)</sub>	UVLO Input leakage current	0 V ≤ V <sub>(UVLO)</sub> ≤ 60 V	–150	8	150	nA
<b>OVERVOLTAGE PROTECTION (OVP) INPUT</b>						
V <sub>(IN_SYS_OVP)</sub>	Factory set V <sub>(IN_SYS)</sub> overvoltage trip level trip level	V <sub>(IN_SYS)</sub> rising, V <sub>(OVP)</sub> = 0 V	33.2	34.33	35.4	V
		V <sub>(IN_SYS)</sub> falling, V <sub>(OVP)</sub> = 0 V	32.7	33.89	35	V
V <sub>(SEL_OVP)</sub>	Internal OVP select threshold		180	210	240	mV
V <sub>(OVPR)</sub>	over-voltage threshold voltage, rising		1.176	1.2	1.224	V
V <sub>(OVPF)</sub>	over-voltage threshold voltage, falling		1.09	1.122	1.15	V
I <sub>(OVP)</sub>	OVP Input leakage current	0 V ≤ V <sub>(OVP)</sub> ≤ 4 V	–150	0	150	nA
<b>CURRENT LIMIT PROGRAMMING (ILIM)</b>						
I <sub>(OL)</sub>	Over Load current limit	R <sub>(ILIM)</sub> = 30 kΩ, V <sub>(IN)</sub> – V <sub>(OUT)</sub> = 1 V	0.54	0.6	0.66	A
		R <sub>(ILIM)</sub> = 9 kΩ, V <sub>(IN)</sub> – V <sub>(OUT)</sub> = 1 V	1.84	2	2.16	A
		R <sub>(ILIM)</sub> = 4.02 kΩ, V <sub>(IN)</sub> – V <sub>(OUT)</sub> = 1 V	4.185	4.5	4.815	A
		R <sub>(ILIM)</sub> = 3 kΩ, V <sub>(IN)</sub> – V <sub>(OUT)</sub> = 1 V	5.58	6	6.42	A
I <sub>(OL_Pulse)</sub>	Transient Pulse Over current limit	3 kΩ < R <sub>(ILIM)</sub> < 30 kΩ, TPS26631, TPS26633, TPS26635 and TPS26637 Only		2xI <sub>(OL)</sub>		A

$-40^{\circ}\text{C} \leq T_A = T_J \leq +125^{\circ}\text{C}$ ,  $4.5\text{ V} < V_{(\text{IN\_SYS})} = V_{(\text{IN})} < 60\text{ V}$ ,  $V_{(\text{SHDN})} = 2\text{ V}$ ,  $R_{(\text{ILIM})} = 30\text{ k}\Omega$ ,  $\text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}$ ,  $C_{(\text{OUT})} = 1\text{ }\mu\text{F}$ ,  $C_{(\text{dVdT})} = \text{OPEN}$ . (All voltages referenced to GND, (unless otherwise noted))

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{(\text{FASTTRIP})}$	Fast-trip comparator threshold	TPS26630 and TPS26632 Only		$2xI_{(\text{OL})}$		A
$I_{(\text{FASTTRIP})}$	Fast-trip comparator threshold	TPS26631, TPS26633, TPS26635 and TPS26637 Only		$3xI_{(\text{OL})}$		A
$I_{(\text{SCP})}$	Short Circuit Protect current			45		A
<b>OUTPUT POWER LIMITING CONTROL (PLIM) INPUT – TPS26632, TPS26633, TPS26635, TPS26636 and TPS26637 ONLY</b>						
$V_{(\text{SEL\_PLIM})}$	Power Limit Feature select threshold		160	217	240	mV
$I_{(\text{PLIM})}$	PLIM sourcing current	$V_{(\text{PLIM})} = 0\text{ V}$	4.4	5.02	5.6	$\mu\text{A}$
$P_{(\text{PLIM})}$	Max Output power	$R_{(\text{PLIM})} = 100\text{ k}\Omega$	94	100	106	W
		$R_{(\text{PLIM})} = 150\text{ k}\Omega$ (1)	141.9	151	160.1	W
$P_{(\text{PLIM})}$	Max Output power	$R_{(\text{PLIM})} = 100\text{ k}\Omega$ , $V_{\text{IN}} = 54\text{ V}$ , TPS26637 only		100		W
<b>B_GATE (BLOCKING FET GATE DRIVER)</b>						
$V_{(\text{B\_GATE})}$	B_GATE clamp voltage	$V_{(\text{B\_GATE})} - V_{(\text{IN\_SYS})}$	8.3	10.23	14	V
$I_{(\text{B\_GATE})}$	Blocking FET Gate drive current	$V_{(\text{B\_GATE})} - V_{(\text{IN\_SYS})} = 1\text{ V}$	16	19.4	23	$\mu\text{A}$
$R_{\text{pd\_BGATE}}$	B_GATE Pull down resistance		800	1010	1200	k $\Omega$
$V_{(\text{DRV\_OH})}$	DRV logic high level	$V_{(\text{DRV})} - V_{(\text{IN\_SYS})}$ , $C_{(\text{DRV})} \leq 50\text{ pF}$	3	4.25	5.2	V
<b>PASS FET OUTPUT (OUT)</b>						
$R_{\text{ON}}$	IN to OUT total ON resistance	$0.6\text{ A} \leq I_{(\text{OUT})} \leq 6\text{ A}$ , $T_J = 25^{\circ}\text{C}$	26	30.44	34.5	m $\Omega$
$R_{\text{ON}}$	IN to OUT total ON resistance	$0.6\text{ A} \leq I_{(\text{OUT})} \leq 6\text{ A}$ , $T_J = 85^{\circ}\text{C}$	33		45	m $\Omega$
$R_{\text{ON}}$	IN to OUT total ON resistance	$0.6\text{ A} \leq I_{(\text{OUT})} \leq 6\text{ A}$ , $-40^{\circ}\text{C} \leq T_J \leq +125^{\circ}\text{C}$	19	30.44	53	m $\Omega$
$I_{\text{kg}(\text{OUT})}$	OUT leakage during input supply brownout	$V_{(\text{IN\_SYS})} = 0\text{ V}$ , $V_{(\text{OUT})} = 24\text{ V}$ , $V_{(\text{IN})} = \text{Floating}$ , $V_{(\text{SHDN})} = 2\text{ V}$ , Sinking	-100			$\mu\text{A}$
$V_{(\text{REVTH})}$	$V_{(\text{IN\_SYS})} - V_{(\text{OUT})}$ threshold for reverse protection comparator, rising		-20	-15	-9	mV
$V_{(\text{FWDTH})}$	$V_{(\text{IN\_SYS})} - V_{(\text{OUT})}$ threshold for reverse protection comparator, falling		45	57	67	mV
<b>OUTPUT RAMP CONTROL (dVdT)</b>						
$I_{(\text{dVdT})}$	dVdT charging current	$V_{(\text{dVdT})} = 0\text{ V}$	1.775	2	2.225	$\mu\text{A}$
$\text{GAIN}_{(\text{dVdT})}$	dVdT to OUT gain	$V_{(\text{OUT})} / V_{(\text{dVdT})}$	23.5	25	26	V/V
$V_{(\text{dVdTmax})}$	dVdT maximum capacitor voltage		3.8	4.17	4.75	V
$R_{(\text{dVdT})}$	dVdT discharging resistance		10	16.6	26.6	$\Omega$
<b>LOW IQ SHUTDOWN (SHDN) INPUT</b>						
$V_{(\text{SHDN})}$	Open circuit voltage	$I_{(\text{SHDN})} = 0.1\text{ }\mu\text{A}$	2.48	2.7	3.3	V
$V_{(\text{SHUTF})}$	SHDN threshold voltage for low IQ shutdown, falling		0.8			V
$V_{(\text{SHUTR})}$	SHDN threshold rising				2	V
$I_{(\text{SHDN})}$	Leakage current	$V_{(\text{SHDN})} = 0\text{ V}$	-10			$\mu\text{A}$
<b>CURRENT MONITOR OUTPUT (IMON)</b>						
$\text{GAIN}_{(\text{IMON})}$	Gain factor $I_{(\text{IMON})} : I_{(\text{OUT})}$	$0.6\text{ A} \leq I_{(\text{OUT})} \leq 2\text{ A}$	25.66	27.9	30.14	$\mu\text{A/A}$
		$2\text{ A} \leq I_{(\text{OUT})} \leq 6\text{ A}$	26.22	27.9	29.58	$\mu\text{A/A}$
<b>FAULT FLAG (FLT): ACTIVE LOW</b>						
$R_{(\text{FLT})}$	FLT Pull-down resistance		36	70	130	$\Omega$
$I_{(\text{FLT})}$	FLT Input leakage current	$0\text{ V} \leq V_{(\text{FLT})} \leq 60\text{ V}$	-150	6	150	nA
<b>POWER GOOD (PGOOD)</b>						
$R_{(\text{PGOOD})}$	PGOOD Pull-down resistance		36	70	130	$\Omega$



$-40^{\circ}\text{C} \leq T_A = T_J \leq +125^{\circ}\text{C}$ ,  $4.5\text{ V} < V_{(\text{IN\_SYS})} = V_{(\text{IN})} < 60\text{ V}$ ,  $V_{(\text{SHDN})} = 2\text{ V}$ ,  $R_{(\text{ILIM})} = 30\text{ k}\Omega$ ,  $\text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}$ ,  $C_{(\text{OUT})} = 1\text{ }\mu\text{F}$ ,  $C_{(\text{dVdT})} = \text{OPEN}$ . (All voltages referenced to GND, (unless otherwise noted))

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{(\text{PGOOD})}$	PGOOD Input leakage current	$0\text{ V} \leq V_{(\text{PGOOD})} \leq 60\text{ V}$	-150		150	nA
<b>POSITIVE INPUT FOR POWER GOOD COMPARATOR (PGTH)</b>						
$V_{(\text{PGTHR})}$	PGTH threshold voltage, rising		1.176	1.2	1.224	V
$V_{(\text{PGTHF})}$	PGTH threshold voltage, falling		1.09	1.123	1.15	V
$I_{(\text{PGOOD})}$	PGTH input leakage current	$0\text{ V} \leq V_{(\text{PGTH})} \leq 60\text{ V}$	-150		150	nA
<b>THERMAL PROTECTION</b>						
$T_{(\text{J\_REG})}$	Thermal regulation set point		136	145	154	$^{\circ}\text{C}$
$T_{(\text{TSD})}$	Thermal shutdown (TSD) threshold, rising			165		$^{\circ}\text{C}$
$T_{(\text{TSDhyst})}$	TSD hysteresis			11		$^{\circ}\text{C}$
<b>MODE</b>						
MODE_SEL	Mode selection	MODE = Open			Latch	
		MODE = Short to GND			Auto – Retry	

(1) Parameter guaranteed by design and characterization, not tested in production

## 6.6 Timing Requirements

$-40^{\circ}\text{C} \leq T_A = T_J \leq +125^{\circ}\text{C}$ ,  $4.5\text{ V} < V_{(\text{IN\_SYS})} = V_{(\text{IN})} < 60\text{ V}$ ,  $V_{(\text{SHDN})} = 2\text{ V}$ ,  $R_{(\text{ILIM})} = 30\text{ k}\Omega$ ,  $\text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}$ ,  $C_{(\text{OUT})} = 1\text{ }\mu\text{F}$ ,  $C_{(\text{dVdT})} = \text{OPEN}$ . (All voltages referenced to GND, (unless otherwise noted))

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
<b>UVLO INPUT (UVLO)</b>						
$\text{UVLO\_}t_{\text{on(dly)}}$	UVLO switch turnon delay	UVLO $\uparrow$ (100 mV above $V_{(\text{UVLOR})}$ ) to $V_{(\text{OUT})} = 100\text{ mV}$ with $V_{(\text{PGTH})} < V_{(\text{PGTHF})}$ , $C_{(\text{dVdT})} \geq 10\text{ nF}$ , [ $C_{(\text{dVdT})}$ in nF]		742 + 49.5 x $C_{(\text{dVdT})}$		$\mu\text{s}$
$\text{UVLO\_}t_{\text{on(fast\_dly)}}$	UVLO switch turnon delay (fast)	UVLO $\uparrow$ (100 mV above $V_{(\text{UVLOR})}$ ) to FET ON with $V_{(\text{PGTH})} > V_{(\text{PGTHF})}$	70	150	251	$\mu\text{s}$
$\text{UVLO\_}t_{\text{off(dly)}}$	UVLO switch turnoff delay	UVLO $\downarrow$ (20 mV below $V_{(\text{UVLOF})}$ ) to $\overline{\text{FLT}}$ $\downarrow$	9	11	16	$\mu\text{s}$
$t_{\text{UVLO\_FLT(dly)}}$	UVLO to fault de-assertion delay	UVLO $\uparrow$ to $\overline{\text{FLT}}$ $\uparrow$ delay	500	617	700	$\mu\text{s}$
<b>OVER VOLTAGE PROTECTION INPUT (OVP)</b>						
$\text{OVP\_}t_{\text{OFF(dly)}}$	OVP switch turnoff delay	OVP $\uparrow$ (20 mV above $V_{(\text{OVPR})}$ ) to $\overline{\text{FLT}}$ $\downarrow$	8.5	11	14	$\mu\text{s}$
$\text{OVP\_}t_{\text{on(fast\_dly)}}$	OVP switch turnon delay (fast)	OVP $\downarrow$ (100 mV below $V_{(\text{OVPF})}$ ) to FET ON with $V_{(\text{PGTH})} > V_{(\text{PGTHF})}$	58	129	225	$\mu\text{s}$
$\text{OVP\_}t_{\text{on(dly)}}$	OVP switch disable delay	OVP $\downarrow$ (100 mV below $V_{(\text{OVPF})}$ ) to FET ON with $V_{(\text{PGTH})} < V_{(\text{PGTHF})}$ , $C_{(\text{dVdT})} \geq 10\text{ nF}$ , [ $C_{(\text{dVdT})}$ in nF]		150 + 49.5 x $C_{(\text{dVdT})}$		$\mu\text{s}$
$t_{\text{OVC(dly)}}$	Maximum duration in over voltage clamp operation	TPS26632, TPS26633, TPS26635 and TPS26636 Only		162		ms
$\text{OVC\_}t_{\text{FLT(dly)}}$	$\overline{\text{FLT}}$ assertion delay in over voltage clamp operation	TPS26632, TPS26633, TPS26635 and TPS26636 Only		617		$\mu\text{s}$
<b>SHUTDOWN CONTROL INPUT (SHDN)</b>						
$t_{\text{SD(dly)}}$	SHUTDOWN entry delay	$\overline{\text{SHDN}}$ $\downarrow$ (below $V_{(\text{SHUTF})}$ ) to FET OFF	0.8	1	1.5	$\mu\text{s}$
<b>CURRENT LIMIT</b>						
$t_{\text{FASTTRIP(dly)}}$	Hot-short response time	$I_{(\text{OUT})} > I_{(\text{SCP})}$		1		$\mu\text{s}$
	Soft short response	$I_{(\text{FASTTRIP})} < I_{(\text{OUT})} < I_{(\text{SCP})}$	2.2	3.2	4.5	$\mu\text{s}$



$-40^{\circ}\text{C} \leq T_A = T_J \leq +125^{\circ}\text{C}$ ,  $4.5\text{ V} < V_{(\text{IN\_SYS})} = V_{(\text{IN})} < 60\text{ V}$ ,  $V_{(\text{SHDN})} = 2\text{ V}$ ,  $R_{(\text{ILIM})} = 30\text{ k}\Omega$ ,  $\text{IMON} = \text{PGOOD} = \overline{\text{FLT}} = \text{OPEN}$ ,  $C_{(\text{OUT})} = 1\text{ }\mu\text{F}$ ,  $C_{(\text{dVdT})} = \text{OPEN}$ . (All voltages referenced to GND, (unless otherwise noted))

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
$t_{\text{CL\_PLIM(dly)}}$	Maximum duration in current & (power limiting: TPS26632, TPS26633, TPS26635, TPS26636 and TPS26637)		129	162	202	ms
$t_{\text{CB(dly)}}$	Maximum duration in 2x current limiting	$I_{(\text{OL})} < I_{(\text{OUT})} \leq I_{(2x\text{OL})}$	20	25.5	31	ms
$t_{\text{CBRetry(dly)}}$	Retry delay in Pulse over current limiting	MODE = GND, TPS26631, TPS26633, TPS26635 and TPS26636 Only	550	670	800	ms
$t_{\text{CL\_PLIM\_FLT(dly)}}$	FLT delay in current & (power limiting: TPS26632, TPS26633, TPS26635, TPS26636 and TPS26637)		1.09	1.3	1.6	ms
<b>REVERSE CURRENT BLOCKING (RCB) COMPARATOR</b>						
$t_{\text{RCB(fast\_dly)}}$	Reverse protection comparator detection delay (reverse)	$(V_{(\text{IN\_SYS})} - V_{(\text{OUT})}) \downarrow$ (1 V overdrive below $V_{(\text{REVTH})}$ ) to $V_{(\text{DRV})} - V_{(\text{IN\_SYS})} = V_{(\text{DRV\_OH})}$		0.17	0.37	$\mu\text{s}$
$t_{\text{RCB(dly)}}$		$(V_{(\text{IN\_SYS})} - V_{(\text{OUT})}) \downarrow$ (10 mV overdrive below $V_{(\text{REVTH})}$ ) to $V_{(\text{DRV})} - V_{(\text{IN\_SYS})} = V_{(\text{DRV\_OH})}$		0.48	3	$\mu\text{s}$
$t_{\text{RCB(ft\_dly)}}$	Fault assertion Delay	$(V_{(\text{IN\_SYS})} - V_{(\text{OUT})}) \downarrow$ (10 mV overdrive below $V_{(\text{REVTH})}$ ) to FLT $\downarrow$	500	617	800	$\mu\text{s}$
$t_{\text{FWD\_FLT(dly)}}$	Reverse protection comparator detection delay (forward)	$(V_{(\text{IN\_SYS})} - V_{(\text{OUT})}) \uparrow$ (10 mV overdrive above $V_{(\text{FWDTH})}$ ) to $V_{(\text{BGATE})} - V_{(\text{IN\_SYS})} = 5\text{ V}$ , $C_{(\text{BFET-IN\_SYS})} = 4.7\text{ nF}$		0.87		ms
	Fault de-assertion Delay	$(V_{(\text{IN\_SYS})} - V_{(\text{OUT})}) \uparrow$ (10 mV overdrive above $V_{(\text{FWDTH})}$ ) to FLT $\uparrow$	434	605	800	$\mu\text{s}$
<b>OUTPUT RAMP CONTROL (dVdT)</b>						
$t_{(\text{FASTCHARGE})}$	Output ramp time in fast charging	$C_{(\text{dVdT})} = \text{Open}$ , 10% to 90% $V_{(\text{OUT})}$ , $C_{(\text{OUT})} = 1\text{ }\mu\text{F}$ ; $V_{(\text{IN})} = 24\text{V}$	350	495	700	$\mu\text{s}$
$t_{(\text{dVdT})}$	Output ramp time	$C_{(\text{dVdT})} = 22\text{ nF}$ , 10% to 90% $V_{(\text{OUT})}$ , $V_{(\text{IN})} = 24\text{V}$		8.35		ms
<b>POWER GOOD (PGOOD)</b>						
$t_{\text{PGOODR}}$	PGOOD delay (deglitch) time	Rising edge	1.07	1.3	1.6	ms
$t_{\text{PGOODF}}$	PGOOD delay (deglitch) time	Falling edge, PGTH $\downarrow$ (10mV below $V_{(\text{PGTHF})}$ )	1.3	2.12	4	$\mu\text{s}$
<b>FAULT FLAG (FLT)</b>						
$t_{\text{CB\_FLT(dly)}}$	FLT assertion delay in Pulse over current limiting	Delay from $I_{(\text{OUT})} > I_{(\text{OL})}$ to FLT $\downarrow$ . TPS26631, TPS26633, TPS26635 and TPS26636 Only	22	25.5	30	ms
<b>THERMAL PROTECTION</b>						
$t_{(\text{TSD\_retry})}$	Retry delay in TSD	MODE = GND	500	648	800	ms
$t_{(\text{Treg\_timeout})}$	Thermal Regulation Timeout		2.3	2.54	2.9	s

## 6.7 Typical Characteristics

$-40^{\circ}\text{C} \leq T_A = T_J \leq +125^{\circ}\text{C}$ ,  $V_{(IN\_SYS)} = V_{(IN)} = 24\text{ V}$ ,  $V_{(SHDN)} = 2\text{ V}$ ,  $R_{(ILIM)} = 30\text{ k}\Omega$ ,  $IMON = PGOOD = FLT = OPEN$ ,  $C_{(OUT)} = 1\text{ }\mu\text{F}$ ,  $C_{(dVdT)} = OPEN$ . (Unless stated otherwise)




图 6-1. On-Resistance vs Temperature Across Load Current




图 6-2. Overvoltage Clamp Threshold vs Temperature




图 6-3. B\_GATE Drive Voltage vs Temperature




图 6-4. B\_GATE Drive Current vs Temperature




图 6-5. B\_GATE Pulldown Drive Voltage vs Temperature






图 6-6. Input Supply Current vs Supply Voltage in Shutdown

### 6.7 Typical Characteristics (continued)


$-40^{\circ}\text{C} \leq T_A = T_J \leq +125^{\circ}\text{C}$ ,  $V_{(\text{IN\_SYS})} = V_{(\text{IN})} = 24\text{ V}$ ,  $V_{(\text{SHDN})} = 2\text{ V}$ ,  $R_{(\text{ILIM})} = 30\text{ k}\Omega$ ,  $\text{IMON} = \text{PGOOD} = \text{FLT} = \text{OPEN}$ ,  $C_{(\text{OUT})} = 1\text{ }\mu\text{F}$ ,  $C_{(\text{dVdT})} = \text{OPEN}$ . (Unless stated otherwise)




6-7. Input Supply Current vs Supply Voltage During Normal Operation




$V_{(\text{OUT})} = 0\text{ V}$   
6-8. Input Supply Current vs Reverse Supply Voltage,  $-V_{(\text{IN\_SYS})}$




6-9. Overload Current Limit vs Temperature



6-10. Overload Current Limit vs Temperature




6-11. Output Power Limiting Accuracy vs PLIM




TPS26632  $R_{(\text{PLIM})} = 100\text{ k}\Omega$   $R_{(\text{ILIM})} = 3\text{ k}\Omega$   
6-12. Power Limit, Current limit vs Supply Voltage

### 6.7 Typical Characteristics (continued)


$-40^{\circ}\text{C} \leq T_A = T_J \leq +125^{\circ}\text{C}$ ,  $V_{(\text{IN\_SYS})} = V_{(\text{IN})} = 24\text{ V}$ ,  $V_{(\text{SHDN})} = 2\text{ V}$ ,  $R_{(\text{ILIM})} = 30\text{ k}\Omega$ ,  $\text{IMON} = \text{PGOOD} = \text{FLT} = \text{OPEN}$ ,  $C_{(\text{OUT})} = 1\text{ }\mu\text{F}$ ,  $C_{(\text{dVdT})} = \text{OPEN}$ . (Unless stated otherwise)




6-13. Current Monitor Output vs Output Current



6-14. IMON Gain Accuracy at < 0.6-A Output Current




6-15. UVLO, OVP Fast Turn-ON Delay vs Temperature




6-16. Maximum Duration in Current and Power Limiting vs Temperature

A.  $V_{(\text{PGTH})} > V_{(\text{PGTHF})}$



6-17. Reverse Current Blocking Response vs Temperature



6-18. Thermal Shutdown Time vs Power Dissipation  
Taken on VQFN device on EVM Board

## 7 Parameter Measurement Information





図 7-1. Timing Waveforms



7-2. Timing Waveforms

## 8 Detailed Description

### 8.1 Overview

The TPS2663x devices are a family of 60-V industrial eFuses. The devices provides robust protection for all systems and applications powered from 4.5 V to 60 V. With an external N-channel FET the devices can be used to protect the loads from negative supply voltages down to –60 V. For hot-pluggable boards, the devices provide hot-swap power management with inrush current control and programmable output voltage slew rate features using the dVdT pin. Load, source, and device protections are provided with many programmable features including overcurrent, overvoltage and undervoltage. The precision overcurrent limit ( $\pm 7\%$  at 6 A) helps to minimize over design of the input power supply, while the fast response short-circuit protection 1- $\mu\text{s}$  (typical) immediately isolates the faulty load from the input supply when a short circuit is detected. The device features fast reverse current blocking response (0.17  $\mu\text{s}$ ). The internal robust protection control blocks of the TPS2663x along with its  $\pm 60\text{-V}$  rating, helps to simplify the system designs for the industrial surge compliance ensuring complete protection of the load and the device. The 60-V maximum DC operating and 70-V absolute maximum voltage rating enables system protection from 60-V DC input supply faults and from industrial SELV power supplies.

By monitoring the output (Load) voltage through the PGTH pin, the device distinguishes between real system faults and system transients and the turn-ON delay during a fault recovery is controlled accordingly. The valid load voltage detection threshold can be adjusted using a resistor ladder network from OUT, PGTH and GND. This scheme ensures fast recovery during system tests like voltage interruption and brown-out tests, EMC testing like Electrical Fast Transients (IEC61000-4-4) and Surge (IEC61000-4-5).

The TPS26632, TPS26633, TPS26635 TPS26636 and TPS26637 devices integrate adjustable output power limiting (PLIM) functionality that simplifies the system design requiring compliance in accordance to standards like IEC61010-1 and UL1310.


The devices provides precise monitoring of voltage bus for brown-out, overvoltage conditions and asserts fault signal for the downstream system. The device overall threshold accuracy of 2% ensures tight supervision of bus, eliminating the need for a separate supply voltage supervisor chip. The devices monitors  $V_{(\text{IN\_SYS})}$  and  $V_{(\text{OUT})}$  to provide true reverse current blocking when a reverse condition or input power failure condition is detected.

Additional features of the TPS2663x devices include:

- $\pm 6\%$  current monitor output (IMON) for health monitoring of the system
- A choice of latch-off or automatic restart mode response during current limit, power limit and thermal fault using MODE pin
- PGOOD indicator output with  $\pm 2\%$  accurate adjustable valid load voltage detection threshold (PGTH)
- Overtemperature protection to safely shutdown in the event of an overcurrent event
- De-glitched fault reporting for supply brown-out and overvoltage faults
- Enable and disable control from an MCU using the  $\overline{\text{SHDN}}$  pin



## 8.2 Functional Block Diagram



8-1. TPS26630, TPS26631, Functional Block Diagram




図 8-2. TPS26632, TPS26633, TPS26635, TPS26636 and TPS26637 Functional Block Diagram

## 8.3 Feature Description

### 8.3.1 Hot Plug-In and Inrush Current Control


The devices are designed to control the inrush current upon insertion of a card into a live backplane or other "hot" power source. This design limits the voltage sag on the backplane supply voltage and prevents unintended resets of the system power. The controlled start-up also helps to eliminate conductive and radiative interferences. An external capacitor connected from the dVdT pin to GND defines the slew rate of the output voltage at power on. The fastest output slew rate of 24 V/500 μs can be achieved by leaving dVdT pin floating. Use 式 1 to calculate the inrush current.

$$I = C \times \frac{dV}{dT} \geq I_{(INRUSH)} = C_{(OUT)} \times \frac{V_{(IN)}}{tdVdT} \quad (1)$$

where

$$t_{dVdT} = 20.8 \times 10^3 \times V_{(IN)} \times C_{(dVdT)} \quad (2)$$

Figure 8-1 illustrates inrush current control performance of the device during hot plug-In.



### ☒ 8-3. Hot Plug-In and Inrush Current Control at 24-V Input


#### 8.3.1.1 Thermal Regulation Loop

Use 式 3 to calculate the average power dissipation within the eFuse during power up with a capacitive load.

$$P_{D(INRUSH)} = 0.5 \times V_{(IN)} \times I_{(INRUSH)} \quad (3)$$

System designs requiring to charge large output capacitors rapidly can result in an operating point that exceeds the power dissipation versus time boundary limits of the device defined by ☒ 6-18 characteristic curve. This can result in increase in junction temperature beyond the device maximum allowed junction temperature. To keep the junction temperature within the operating range, the thermal regulation control loop regulates the junction temperature at  $T_{(J\_REG)}$ , 145°C (typical) by controlling the inrush current profile and thereby limiting the power dissipation within the device automatically. An internal 2.5 seconds (typical) timer starts from the instance the thermal regulation operation kicks in. If the output does not power up within this time then the internal FET is turned OFF. Subsequent operation of the device depends on the MODE configuration (auto-retry or latch-off) setting as shown in 表 8-1. The maximum time-out of 1.25 seconds (typical) in thermal regulation loop operation ensures that the device and the system board does not heat up during steady fault conditions such as wake up with output short circuit. This scheme ensures reliable power-up operation.

Thermal regulation control loop is internally enabled during power up by  $V_{(IN)}$ , UVLO cycling and turn-ON using SHDN control. Figure 8-2 illustrates performance of the device operating in thermal regulation loop during power up by  $V_{(IN)}$  with a large output capacitor. The Thermal regulation loop gets disabled internally after the power-up sequence when the internal FET gate gets fully enhanced or when the  $t_{(Treg\_timeout)}$  of 2.5 seconds (typical) time is elapsed.



$C_{dVdT} = \text{Open}$        $C_{OUT} = 30 \text{ mF}$        $R_{ILIM} = 4.02 \text{ k}\Omega$

## 8-4. Thermal Regulation Loop Response During Power Up with Large Capacitive Load

### 8.3.2 PGOOD and PGTH

The devices feature an open drain Power good (PGOOD) indicator output. PGOOD can be used for enable and disable of the downstream loads like DC-DC converters. Connect a resistor ladder network from VOUT, PGTH and GND to set the PGOOD threshold level. PGOOD goes high when the internal FET gate is enhanced and  $V_{(PGTH)}$  is above  $V_{(PGTHR)}$ . PGOOD goes low when  $V_{(PGTH)}$  goes below  $V_{(PGTHF)}$ . There is a deglitch of  $t_{PGOODR}$ , 1.2 ms (typical) at the rising edge and  $t_{PGOODR}$ , 2.1  $\mu\text{s}$  (typical) deglitch on the falling edge of PGOOD indication. PGOOD is a rated for 60 V and can be pulled to IN\_SYS or OUT through a resistor. PGTH can be used for setting downstream supply UVLO levels and PGOOD as enable and disable control.

#### 8.3.2.1 PGTH as VOUT Sensing Input

The devices use PGTH as the output (Load) voltage monitor input and to set the down stream loads UVLO threshold. To set the input PGTH threshold, connect a resistor divider network from VOUT to PGTH terminal to GND as shown in [概略回路図](#). During a system fault recovery (example: OVP high to low or UVLO low to high) when the internal FET gate control is enabled, the device samples the PGTH information and decides whether to turn ON the FET with fast slew rate or dVdT mode based on the sampled  $V_{(PGTH)}$  information.

[図 7-1](#) shows the turn-ON behavior based on  $V_{(PGTH)}$  information. During the fault recovery instance if the  $V_{(PGTH)}$  level is above  $V_{(PGTHF)}$  then the internal FET turns ON within a delay of  $t_{OVP(dly\_fast)}$  with fast slew rate (ignores the capacitance connected at dVdT pin) with thermal regulation loop enabled for a duration of  $t_{CL\_PLIM(dly)}$ . Maximum current through the device during this operation is limited at  $I_{(OL)}$  in TPS26630 and TPS26632 devices and at  $2 \times I_{(OL)}$  in TPS26631, TPS26633, TPS26635, TPS26636 and TPS26637 devices for a maximum duration of  $t_{CB(dly)}$ . During the fault recovery instance, if the  $V_{(PGTH)}$  level is below  $V_{(PGTHF)}$ , then the device turns ON the internal FET in dVdT mode and the slew rate depends on the dVdT capacitor value and maximum current through the devices is limited at  $I_{(OL)}$ . This way the device distinguishes between real system faults and system transients and the turn-ON delay is controlled accordingly. This scheme ensures fast recovery during system tests like voltage interruption and brown-out tests, EMC testing like Electrical Fast Transients (IEC61000-4-4) and Surge (IEC61000-4-5). The fast turn-ON during transient recovery feature can be disabled by connecting PGTH to GND. In this case, PGOOD is pulled low.

### 8.3.3 Undervoltage Lockout (UVLO)

The TPS2663x devices feature an accurate  $\pm 2\%$  adjustable undervoltage lockout functionality. When the voltage at UVLO pin falls below  $V_{(UVLOF)}$  during input undervoltage fault, the internal FET quickly turns off and FLT is asserted. The UVLO comparator has a hysteresis of 78 mV (typical). To set the input UVLO threshold, connect a resistor divider network from IN supply to UVLO terminal to GND as shown in the [Simplified Schematic](#). The TPS2663x devices also features a factory set 15-V input supply undervoltage lockout  $V_{(IN\_SYS\_UVLO)}$  threshold

with 1-V hysteresis. This feature can be enabled by connecting the UVLO terminal directly to the GND terminal. If the undervoltage lockout function is not needed, the UVLO terminal must be connected to the IN\_SYS terminal. UVLO terminal must not be left floating. In the applications where reverse polarity protection is required connect a minimum of 300-k $\Omega$  resistor between UVLO and IN\_SYS.

☒ 7-1 shows the turn-ON behavior when UVLO pin voltage exceeds  $V_{(UVLOR)}$  threshold.


### 8.3.4 Overvoltage Protection (OVP)

The TPS2663x devices incorporate circuitry to protect the system during overvoltage conditions. The TPS26630 and TPS26631 feature an accurate  $\pm 2\%$  adjustable overvoltage cutoff functionality. A voltage more than  $V_{(OVPR)}$  on OVP pin turns off the internal FET and protects the downstream load. To program the OVP threshold externally, connect a resistor divider from IN\_SYS supply to OVP terminal to GND as shown in the [Simplified Schematic](#).


The TPS26630 and TPS26631 also feature a factory set 34.3-V input overvoltage cutoff  $V_{(IN\_SYS\_OVP)}$  threshold with a 440-mV hysteresis. This feature can be enabled by connecting the OVP terminal directly to the GND terminal. The TPS26632, TPS26633 and TPS26636 feature an internally fixed 35-V maximum overvoltage clamp  $V_{(OVC)}$  functionality. The TPS26632 and TPS26633 clamps the output voltage to  $V_{(OVC)}$  when the input voltage exceeds 35 V. TPS26635 features a fixed 39-V maximum overvoltage clamp level. During the output voltage clamp operation, the power dissipation in the internal MOSFET is  $PD = (V_{(IN\_SYS)} - V_{(OVC)}) \times I_{(OUT)}$ . Excess power dissipation for a prolonged period can increase the device temperature. To avoid this increase, the internal FET is operated in overvoltage clamp for a maximum duration of  $t_{OVC(dly)}$ , 162 ms (typical). After this duration, the internal FET is turned OFF and the subsequent operation of the device depends on the MODE configuration (auto-retry or latch-off) setting as shown in [表 8-1](#).

☒ 7-1 shows the turn-ON behavior when OVP pin voltage falls below  $V_{(OVPF)}$  threshold.

☒ 8-5 illustrates the overvoltage cutoff functionality and ☒ 8-6 illustrates the overvoltage clamp functionality. FLT is asserted after a delay of 617  $\mu$ s (typical) after entering in overvoltage clamp mode and remains asserted until the overvoltage fault is removed.



☒ 8-5. Overvoltage Cutoff Response at 33-V Level



$R_{LOAD} = 30 \Omega$ , FLT connected to VOUT

☒ 8-6. Overvoltage Clamp Response With TPS26635



### 8.3.5 Input Reverse Polarity Protection (B\_GATE, DRV)

The TPS2663x devices support the reverse input polarity protection feature. Connect an N-channel power FET (Q1) with the source to IN\_SYS, drain to IN and GATE to B-GATE as shown in ☒ 8-7. This action forms a back

to back FET topology in power path that is required to protect the load from input reverse polarity faults. Connect an external signal FET (Q2) across BGATE, DRV and IN\_SYS. Q2 acts as a pulldown gate switch for Q1. In the applications where reverse polarity protection and reverse current blocking is not required then connect IN\_SYS and IN together. Leave BGATE and DRV open as shown in 8-8.

8-9 illustrates the reverse input polarity protection functionality.

The TPS2663x devices support a maximum differential voltage across  $V_{(IN\_SYS)} - V_{(OUT)}$  up to  $-85$  V. This high voltage transients generally appear during the IEC61000-4-5 surge testing at the  $V_{(IN\_SYS)}$ . This voltage stress appears across the external N-channel FET. The TPS2663x provides a gate drive (B\_GATE) of 10.2 V (typical). The fast pulldown gate switch Q2 pulls down the GATE of the Q1 during reverse current and reverse polarity fault events. Q2 must be at least 15-V, VDS rated FET with a maximum VGS rating of 20 V, Ciss  $\leq 50$  pF and VGTH(min)  $\leq 3$  V.



**8-9. Input Reverse Polarity Response at  $-60$ -V Input**

### 8.3.6 Reverse Current Protection

The device monitors  $V_{(IN\_SYS)}$  and  $V_{(OUT)}$  to provide true reverse current blocking when a reverse condition or input power failure condition is detected. The reverse comparator turns OFF the external blocking FET Q1 quickly as soon as  $V_{(IN\_SYS)} - V_{(OUT)}$  falls below  $-1$  V. The total time taken to turn OFF the FET Q1 in this condition is  $t_{RCB(fast\_dly)} + t_{(Driver)}$ . Use 式 4 to calculate the delay due to the driver stage  $t_{(Driver)}$ .

$$t_{(Driver)} = -RDSON_{(Q2)} \times Ciss_{(Q1)} \times \ln\left(\frac{VGTH_{(Q1)}}{V_{BGATE}}\right) \quad (4)$$




where


- $R_{DS(on)Q2}$  is the on resistance of the fast pulldown switch Q2
- $C_{iss(Q1)}$  is the input capacitance of the blocking FET Q1
- $V_{GTH(Q1)}$  is the GATE threshold voltage of the blocking FET Q1
- $V_{BGATE} = 10.2\text{ V}$  (typical)

In a typical system design,  $t_{(Driver)}$  is generally 10% to 20% of  $t_{RCB(fast\_dly)}$  of 120 ns (typical).

☒ 8-10 and ☒ 8-11 illustrate the behavior of the system during input hot short-circuit condition. The blocking FET Q1 is turned ON within 1.6 ms (typical) after the differential forward voltage  $V_{(IN\_SYS)} - V_{(OUT)}$  exceeds 67 mV (typical).



☒ 8-10. Input Hot-Short Functionality at 24-V Supply



☒ 8-11. Input Hot-Short: Fast-Trip Response (Zoomed)

The reverse comparator architecture has a supply line noise immunity resulting in a robust performance in noisy environments. This event is achieved by controlling the turn-OFF time of the internal FET based on the over-drive differential voltage  $V_{(IN\_SYS)} - V_{(OUT)}$  over  $V_{(REVTH)}$ . The higher the over-drive, the faster the turn-OFF time,  $t_{RCB(dly)}$ .

### 8.3.7 Overload and Short-Circuit Protection

The device monitors the load current by sensing the voltage across the internal sense resistor. The FET current is monitored during start-up and normal operation.

#### 8.3.7.1 Overload Protection

Use 式 5 to set the current limit.

$$I_{OL} = \frac{18}{R_{(ILIM)}} \quad (5)$$

where



- $I_{(OL)}$  is the overload current limit in Ampere
- $R_{(ILIM)}$  is the current limit resistor in  $k\Omega$

##### 8.3.7.1.1 Active Current Limiting at $1 \times I_{OL}$ (TPS26630 and TPS26632 Only)

The TPS2663x devices feature accurate overload current limiting and fast short-circuit protection feature. With TPS26630 and TPS26632, if the load current exceeds the programmed current limit,  $I_{OL}$ , the device regulates the current through it at  $I_{OL}$ , eventually reducing the output voltage. The power dissipation across the device



during this operation is  $(V_{IN} - V_{OUT}) \times I_{OL}$ , and this can heat up the device and eventually enter into thermal shutdown. The maximum duration for the overcurrent through the FET  $t_{CL\_PLIM(dly)}$ , 162 ms (typical). If the thermal shutdown occurs before this time, the internal FET turns OFF and the subsequent operation (auto-retry or latch-off) depends on the MODE pin configuration in 表 8-1. 図 8-12 and 図 8-13 illustrate overload current limiting performance.




### 8.3.7.1.2 Active Current Limiting With $2 \times I_{OL}$ Pulse Current Support (TPS26631, TPS26633, TPS26635, TPS26636, and TPS26637 Only)

TPS26631, TPS26633, TPS26635, and TPS26637 after the start-up and with PGOOD high, if the load current exceeds  $I_{OL}$ , then an internal fixed  $t_{CB(dly)}$ , 25.5 ms (typical) timer starts. During this time, the device passes through the over current demanded by the load not more than  $2 \times I_{OL}$  above which the device regulates at  $2 \times I_{OL}$ . After  $t_{CB(dly)}$  time, the device regulates the current at  $I_{OL}$ . The power dissipation across the device during this operation is  $(V_{IN} - V_{OUT}) \times I_{OL}$ , and this can heat up the device and eventually enter into thermal shutdown. The maximum duration for the internal FET in current regulation is  $t_{CL\_PLIM(dly)}$ . The subsequent operation is based on the MODE setting (either auto-retry or latch-off) in 表 8-1.


The  $2 \times I_{(OL)}$  pulse current support is activated only after PGOOD goes high. If PGOOD is in low state such as during start-up operation or during auto-retry cycles, the  $2 \times I_{(OL)}$  pulse current support is not activated and the device limits the current at  $I_{(OL)}$  level.

图 8-14 and 图 8-15 illustrate overload current limiting performance.



$V_{IN\_SYS} = 24\text{ V}$       MODE connected to GND (Auto-Retry)       $R_{ILIM} = 9\text{ k}\Omega$

**図 8-14. Overload Performance With TPS26631, TPS26633, TPS26635, and TPS6637 During Load Step from 19  $\Omega$  to 9  $\Omega$**



$V_{IN\_SYS} = 24\text{ V}$       MODE connected to GND (Auto-Retry)       $R_{ILIM} = 9\text{ k}\Omega$


**図 8-15. Response During Coming Out of Overload Fault**

The TPS2663x devices feature ILIM pin short and open fault detection and protection. The internal FET is turned OFF when ILIM pin is detected short or open to GND and it remains OFF till the ILIM pin fault is removed.

Refer to [図 7-2](#) for more information on  $t_{CB(dly)}$  and  $t_{CL\_PLIM(dly)}$  parameter measurement information.

### 8.3.7.2 Short-Circuit Protection

During a transient output short-circuit event, the current through the device increases rapidly. As the current-limit amplifier cannot respond quickly to this event due to its limited bandwidth, the device incorporates a fast-trip comparator. The fast-trip comparator architecture is designed for fast turn-OFF  $t_{FASTTRIP(dly)} = 1\ \mu\text{s}$  (typical) with  $I_{(SCP)} = 45\text{ A}$  of the internal FET during an output short-circuit event. The fast-trip threshold is internally set to  $I_{(FASTTRIP)}$ . The fast-trip circuit holds the internal FET off for only a few microseconds, after which the device turns back on slowly, allowing the current-limit loop to regulate the output current to  $I_{(OL)}$ . Then the device functions similar to the overload condition. [Figure 8-14](#) illustrates output hot-short performance of the device.



$V_{IN\_SYS} = 24\text{ V}$        $R_{ILIM} = 9.09\text{ k}\Omega$

**図 8-16. Output Hot-Short Response**

The fast-trip comparator architecture has a supply line noise immunity resulting in a robust performance in noisy environments. This event is achieved by controlling the turn-OFF time of the internal FET based on the overcurrent level,  $I_{(FASTTRIP)}$ , through the device. The higher the overcurrent, the faster the turn-OFF time,  $t_{(FASTTRIP(dly))}$ . At overload current level in the range of  $I_{(FASTTRIP)} < I_{OUT} < I_{SCP}$ , the fast-trip comparator response is 3.2  $\mu$ s (typical).

### 8.3.7.2.1 Start-Up With Short Circuit on Output

When the device is started with short circuit on the output, the current begins to limit at  $I_{(OL)}$ . Due to high power dissipation of  $V_{IN} \times I_{(OL)}$  within the device the junction temperature increases. Subsequently, the thermal regulation control loop limits the load current to regulate the junction temperature at  $T_{(J\_REG)}$ , 145°C (typical) for a duration of  $t_{(Treg\_timeout)}$ , 2.5 seconds (typical). Subsequent operation of the device depends on the MODE configuration (auto-retry or latch-off) setting as per the 表 8-1. FLT gets asserted after  $t_{(Treg\_timeout)}$  and remains asserted till the output short circuit is removed. 図 8-17 illustrates the behavior of the device in this condition.




图 8-17. Start-Up With Short on Output

### 8.3.8 Output Power Limiting, PLIM (TPS26632, TPS26633, TPS26635, TPS26636, and TPS26637 Only)

The TPS26630 and TPS26631 devices with a fixed overcurrent limit threshold the maximum output power limit increases linearly with supply input. Electrical industrial process control equipment such as PLC CPU must comply with standards like IEC61010-1 and UL1310 for fire safety, which require limited energy and power circuits. Limiting the output power becomes a challenge in such high power applications where the operating supply voltage range is wide. The TPS26632, TPS26633, TPS26635, and TPS26636 devices integrate adjustable output power limiting functionality that simplifies the system design requiring compliance in accordance to this standard.

Connect a resistor from PLIM to GND as shown in 图 8-18 to set the output power limiting value. If output power limiting is not required then connect PLIM to GND directly. This action disables the PLIM functionality.


During an over power load event, the TPS26632 limits the output power at the programmed value set by PLIM resistor. This action indirectly results in the device operation in current limiting mode with steady state output voltage and current set by the load characteristics and  $P_{LIM} = V_{OUT} \times I_{OUT}$ . 图 6-12 shows the output power limit and current limit characteristics of TPS26632 with 100-W power limit setting. The maximum duration for the device in power limiting mode is 162 ms (typical),  $t_{(CL\_PLIM(dly))}$ . After this time, the device operates either in auto-retry or latch-off mode based on MODE pin configuration in 表 8-1.

During an over power load event, the TPS26633, TPS26635, TPS26636 and TPS26637 allows the extra power for a maximum duration of  $t_{CB(dly)}$ , 25.5 ms (typical). The maximum power during this time is limited to  $V_{OUT} \times 2 \times I_{OL}$  where  $I_{OL}$  is the overload current limit set by the  $R_{(ILIM)}$  resistor. After the  $t_{CB(dly)}$  time, the output power gets limited to the value programmed by the PLIM resistor. Use 式 6 to set the power limit.


$$P_{(PLIM)} = 1 \times R_{(PLIM)} \tag{6}$$

Here,  $P_{(PLIM)}$  is output power limit in watts,  $R_{(PLIM)}$  is the power limit setting resistor in kΩ. 図 8-19 and 图 8-20 illustrate output power limiting performance of TPS26632 and TPS26633 devices respectively.


Refer to 图 7-2 for more information on  $t_{CB(dly)}$  and  $t_{CL\_PLIM(dly)}$  parameter measurement information.



**图 8-18. TPS26632, TPS26633, TPS26635, TPS26636, and TPS26637 Typical Application Schematic**



**图 8-19. 100-W Class 2, Output Power Limiting Response of TPS26632**



**图 8-20. 100-W Class 2, Output Power Limiting Response of TPS26633**

### 8.3.9 Current Monitoring Output (IMON)

The TPS2663x devices feature an accurate analog current monitoring output. A current source at IMON terminal is internally configured to be proportional to the current flowing from IN to OUT. This current can be converted into a voltage using a resistor  $R_{(IMON)}$  from IMON terminal to GND terminal. The IMON voltage can be used as a

means of monitoring current flow through the system. The maximum voltage ( $V_{(IMONmax)}$ ) for monitoring the current is limited to 4 V. This maximum voltage puts a limitation on maximum value of  $R_{(IMON)}$  resistor and is determined by 式 7.

$$V_{(IMON)} = [I_{(OUT)} \times GAIN_{(IMON)}] \times R_{(IMON)} \quad (7)$$

Where,

- $GAIN_{(IMON)}$  is the gain factor  $I_{(IMON)}:I_{(OUT)} = 27.9 \mu A/A$  (Typical)
- $I_{(OUT)}$  is the load current

Refer to Figure 6-13 for IMON output versus load current plot. 図 8-21 illustrates IMON performance.




図 8-21. IMON Response During a Load Step

The IMON pin must not have a bypass capacitor to avoid delay in the current monitoring information.

### 8.3.10 FAULT Response ( $\overline{FLT}$ )

The  $\overline{FLT}$  open-drain output asserts (active low) under the faults events such as undervoltage, overvoltage, overload, power limiting, reverse current, ILIM pin short and thermal shutdown conditions. The device is designed to eliminate false reporting by using an internal "de-glitch" circuit for fault conditions without the need for an external circuitry.  $\overline{FLT}$  can be left open or connected to GND when not used.

### 8.3.11 IN\_SYS, IN, OUT, and GND Pins

Connect a minimum of a 0.1- $\mu F$  capacitor across IN\_SYS and GND. For systems and applications where a reverse polarity protection feature, reverse current blocking feature, or both is required

- Connect a N-channel FET between IN\_SYS and IN with source of the FET connected to IN\_SYS, Drain at IN and GATE to B\_GATE.
- Connect a N-channel signal FET with GATE to DRV, Drain to B\_GATE, Source to IN\_SYS

If the external N-channel FET is not used then connect IN\_SYS and IN together and leave B\_GATE and DRV pins floating as shown in Figure 8-7. Do not leave any of the IN and OUT pins un-connected.



### 8.3.12 Thermal Shutdown

The device has a built-in overtemperature shutdown circuitry designed to protect the internal FET, if the junction temperature exceeds  $T_{(TSD)}$ , 165°C (typical). After the thermal shutdown event, depending upon the mode of fault response configured as per the 表 8-1, the device either latches off or commences an auto-retry cycle of

648 ms (typical),  $t_{(TSD\_retry)}$  after  $T_J < [T_{(TSD)} - 11^\circ\text{C}]$ . During the thermal shutdown, the fault pin  $\overline{\text{FLT}}$  pulls low to indicate a fault condition.

### 8.3.13 Low Current Shutdown Control ( $\overline{\text{SHDN}}$ )

The internal, external FET and hence the load current can be switched off by pulling the  $\overline{\text{SHDN}}$  pin below 0.8-V threshold with a micro-controller GPIO pin or can be controlled remotely with an opto-isolator device. The device quiescent current reduces to 21  $\mu\text{A}$  (typical) in SHUTDOWN state. To assert  $\overline{\text{SHDN}}$  low, the pull-down must have sinking capability of at least 10  $\mu\text{A}$ . To enable the device,  $\overline{\text{SHDN}}$  must be pulled up to at least 2 V. After the device is enabled, the internal FET turns on with dVdT mode. [図 8-22](#) and [図 8-15](#) illustrate the performance of  $\overline{\text{SHDN}}$  control.



## 8.4 Device Functional Modes

The TPS2663x devices respond differently to overload with MODE pin configurations. [表 8-1](#) explains the operational differences.

**表 8-1. Device Operational Differences Under Different MODE Configurations**

MODE PIN CONFIGURATION	OVERLOAD PROTECTION OPERATION	DEVICE
Open	Active current limiting at 1x for a maximum duration of $t_{\text{CL\_PLIM(dly)}}$ . There after Latches OFF. Latch reset by toggling $\overline{\text{SHDN}}$ low to high or UVLO low to high or power cycling IN_SYS.	TPS26630, TPS26632, TPS26636
	Active current limiting at 2x for $t_{\text{CB(dly)}}$ duration followed with 1x current limiting for a maximum duration of $t_{\text{CL\_PLIM(dly)}}$ . There after Latches OFF. Latch reset by toggling $\overline{\text{SHDN}}$ low to high or UVLO low to high or power cycling IN_SYS.	TPS26631, TPS26633, TPS26635, TPS26637
Shorted to GND	Active current limiting at 1x for a maximum duration of $t_{\text{CL\_PLIM(dly)}}$ . There after auto-retries after a delay of $t_{(TSD\_retry)}$ .	TPS26630, TPS26632, TPS26636
	Active current limiting at 2x for $t_{\text{CB(dly)}}$ duration followed with 1x current limiting for a maximum duration of $t_{\text{CL\_PLIM(dly)}}$ . There after auto-retries after a delay of $t_{(TSD\_retry)}$ .	TPS26631, TPS26633, TPS26635, TPS26637

Refer to [図 7-2](#) for more information on  $t_{\text{CB(dly)}}$  and  $t_{\text{CL\_PLIM(dly)}}$  parameter measurement information.



## 9 Application and Implementation

### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 9.1 Application Information

The TPS2663x is an industrial eFuse, typically used for hot-swap and power rail protection applications. The device operates from 4.5 V to 60 V with adjustable current limit, output power limit, overvoltage, undervoltage and reverse polarity protections. The device aids in controlling inrush current and provides robust protection against reverse current and filed miss-wiring conditions for systems such as PLCs, Industrial PCs, Control and Automation and Sensors. The device also provides robust protection for multiple faults on the system rail

The [Detailed Design Procedure](#) section can be used to select component values for the device. Additionally, a spreadsheet design tool, [TPS2663 Design Calculator](#), is available in the web product folder.

### 9.2 Typical Application: Power Path Protection in a PLC System






図 9-1. A Typical CPU (PLC Controller) System Block Diagram

The PLC system is usually connected to an external 24-V DC power supply to provide power to the controller unit, backplane, and I/O modules. Input protection circuits are required to protect the PLC from faults such as overvoltage, undervoltage, and overload. Because input supply connectors are screw type, there can always be a possibility of reverse supply connections. Protection circuits must block the reverse polarity to protect the PLC



from possible negative voltages. At the same time, every PLC is tested for electrostatic discharge (ESD) according to IEC 61000-4-2, burst pulses (EFT) according to IEC 61000- 4-4, energy single pulse (surge) according to IEC 61000-4-5, voltage drops and interruptions.  9-1 shows a system block diagram of PLC controller unit along with the input protection socket. The TPS2663x devices offer a plug and play input protection solution for such applications. For more information about this end equipment, refer to the TI application site on [Programmable Logic Controller \(PLC\), DCS & PAC: CPU \(PLC Controller\)](#).



**図 9-2. 24-V, 2-A eFuse Input Protection Circuit for Industrial PLC, CNC CPU**

### 9.2.1 Design Requirements

表 9-1 shows the design requirements for TPS2663x.

**表 9-1. Design Requirements**

DESIGN PARAMETER		EXAMPLE VALUE
$V_{(IN)}$	Typical input voltage	24 V
$V_{(UV)}$	Undervoltage lockout set point	18 V
$V_{(OV)}$	Overvoltage cutoff set point	33 V
$I_{(LIM)}$	Overload current limit	2 A
$I_{(INRUSH)}$	Inrush current limit	500 mA
$P_{(OUT)}$	Output load	15 W (DC-DC) with 15-V $V_{INminDC-DC}$
$T_{(FAIL\_TR)}$	Power interruption time	10 ms
$P_{(Surge)}$	IEC61000-4-5 surge test level	± 500-V, 2-Ω generator impedance

### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Programming the Current-Limit Threshold— $R_{(ILIM)}$ Selection

The  $R_{(ILIM)}$  resistor at the ILIM pin sets the overload current limit. Use 式 8 to set the overload current limit

$$R_{(ILIM)} = \frac{18}{I_{OL}} = 9k\Omega \tag{8}$$

where

- $I_{LIM} = 2 A$

Choose the closest standard 1% resistor value:  $R_{(ILIM)} = 9.09 k\Omega$ .

### 9.2.2.2 Undervoltage Lockout and Overvoltage Set Point

The undervoltage lockout (UVLO) and overvoltage trip point are adjusted using an external voltage divider network of  $R_1$ ,  $R_2$  and  $R_3$  connected between IN\_SYS, UVLO, OVP and GND pins of the device. Use 式 9 and 式 10 to calculate the values required for setting the undervoltage and overvoltage.

$$V_{(OVPR)} = \frac{R_3}{R_1 + R_2 + R_3} \times V_{(OV)} \quad (9)$$

$$V_{(UVLOR)} = \frac{R_2 + R_3}{R_1 + R_2 + R_3} \times V_{(UV)} \quad (10)$$

For minimizing the input current drawn from the power supply  $\{I_{(R123)} = V_{(IN)} / (R_1 + R_2 + R_3)\}$ , TI recommends to use higher value resistance for  $R_1$ ,  $R_2$  and  $R_3$ .

However, the leakage current due to external active components connected at resistor string can add error to these calculations. So, the resistor string current,  $I_{(R123)}$  must be chosen to be 20x greater than the leakage current of UVLO and OVP pins.

From the device electrical specifications,  $V_{(OVPR)} = 1.2$  V and  $V_{(UVLOR)} = 1.2$  V. From the design requirements,  $V_{(OV)}$  is 33 V and  $V_{(UV)}$  is 18 V. To solve the equation, first choose the value of  $R_3 = 34$  k $\Omega$  and use 式 9 to solve for  $(R_1 + R_2) = 916$  k $\Omega$ . Use 式 10 and value of  $(R_1 + R_2)$  to solve for  $R_2 = 29.4$  k $\Omega$ , and finally  $R_1 = 887$  k $\Omega$ .

Choose the closest standard 1% resistor values:  $R_1 = 887$  k $\Omega$ ,  $R_2 = 29.4$  k $\Omega$ , and  $R_3 = 34$  k $\Omega$ .

The UVLO and the OVP pins can also be connected to the GND pin to enable the internal default  $V_{(OV)} = 34.2$  V and  $V_{(UV)} = 15.6$  V.

### 9.2.2.3 Output Buffer Capacitor – $C_{OUT}$

During the power interruption time  $T_{FAIL\_TR}$  the output capacitor  $C_{OUT}$  of the TPS26630 provides energy to the 15 W DC-DC converter load. Use 式 11 to compute the required buffer capacitor  $C_{OUT}$

$$C_{OUT} = \frac{2 \times P_{(DC-DC)} \times T_{FAIL\_TR}}{V_{(IN\_SYS)}^2 - V_{(UV\_DC-DC)}^2} \quad (11)$$

where

- $P_{(DC-DC)} = 15$  W/ $\eta$ . Assuming efficiency of 95%,  $P_{(DC-DC)} = 15.8$  W
- $T_{FAIL\_TR} = 10$  ms
- $V_{(IN\_SYS)} = 24$  V
- $V_{(UV\_DC-DC)} = 15$  V

$C_{OUT} = 0.9$  mF. Choose a capacitor with  $\pm 10\%$  tolerance,  $C_{OUT} = 1$  mF/35 V electrolytic capacitor. Figure 9-4 and 9-5 illustrate the performance during the power interruption tests on TPS26630. Figure 9-8 illustrates the performance on TPS26631.

### 9.2.2.4 PGTH Set Point

Set the  $V_{PGTHF}$  threshold at the down-stream DC-DC converter UVLO falling threshold.  $V_{IN}$  minimum operating voltage of the DC-DC converter is at 15 V. Assuming UVLO to be at 20% lower level,  $V_{UVLO\_DC-DC} = 12$  V. Use 式 12 to calculate  $R_4$  and  $R_5$ .

$$V_{(PGTHF)} = \frac{R_5}{R_4 + R_5} \times V_{UVLO\_DC-DC} \quad (12)$$

$V_{(PGTHF)} = 1.14 \text{ V}$ . Assuming  $R_5 = 56 \text{ k}\Omega$ ,  $R_4$  comes out to be approximately  $499 \text{ k}\Omega$ .

#### 9.2.2.5 Setting Output Voltage Ramp Time—( $t_{dVdT}$ )

Use 式 1 and 式 2 to calculate required  $C_{(dVdT)}$  for achieving an inrush current of 500 mA.  $C_{(dVdT)} = 0.1 \text{ }\mu\text{F}$ . Figure 9-3 illustrates the inrush current limiting performance during 24-V hot plug-in condition.


##### 9.2.2.5.1 Support Component Selections— $R_{PGOOD}$ and $C_{(IN)}$

The  $R_{PGOOD}$  serves as pullup for the open-drain output. The current sink by this pin must not exceed 10 mA (see the [Absolute Maximum Ratings](#) table). TI recommends typical resistance value in the range of  $10 \text{ k}\Omega$  to  $100 \text{ k}\Omega$  for  $R_{PGOOD}$ . Connect PGOOD directly to the EN pin of the DC-DC converter. Figure 9-6 and Figure 9-8 illustrate the power-up and power-down performance of the system respectively. The  $C_{(IN)}$  is a local bypass capacitor to suppress noise at the input. TI recommends a minimum of  $1 \text{ }\mu\text{F}$  for  $C_{(IN)}$  for limit the slew rates during the surge test.


#### 9.2.2.6 Selecting Q1, Q2 and TVS Clamp for Surge Protection

For  $\pm 500\text{-V}$ ,  $2\text{-}\Omega$  surge, typically a SMC sized TVS like SMCJ36CA clamps the voltage around  $\pm 55 \text{ V}$ . During the negative surge strike, the input voltage  $V_{IN\_SYS}$  spikes to  $-55 \text{ V}$ . This spike results in a voltage stress of  $-(55 \text{ V} + 24 \text{ V}) = -79 \text{ V}$  across the external blocking FET Q1. Choose at least a 80-V rated N-channel FET. B\_GATE drive is in the range of  $10 \text{ V}$  to  $14 \text{ V}$ . Select a suitable FET with the target  $R_{DS(on)}$  specified at this gate drive voltage. The fast pulldown gate switch Q2 pulls down the GATE of the Q1 during the reverse current event appearing during the surge test. Q2 must be at least 15-V  $V_{DS}$  rated FET with a maximum  $V_{GS}$  rating of 20-V,  $C_{iss} \leq 50 \text{ pF}$  and  $V_{GTH(min)} \leq 3 \text{ V}$ . CSD19537Q3 and BSS138 are selected for Q1 and Q2 respectively. Figure 9-9 and Figure 9-10 illustrate the performance of the system during the surge testing.


### 9.2.3 Application Curves




9-3. Hot Plug-In at 24-V Supply




9-4. Voltage Interruption Response with TPS26630




9-5. Voltage Interruption Response with TPS26630 (Zoomed)





9-6. Power Up Followed with Voltage Interruption with TPS26630



9-7. Voltage Interruption Performance with TPS26631




9-8. Power-Down Response



## 9.3 System Examples

### 9.3.1 Simple 24-V Power Supply Path Protection

With the TPS2663x devices, a simple 24-V power supply path protection can be realized using a minimum of five external components as shown in the schematic diagram in 9-11. The external components required are: an N-Channel Power FET Q<sub>1</sub>, an N-Channel signal FET Q<sub>2</sub>, and an R<sub>(LIM)</sub> resistor to program the current limit, C<sub>(IN)</sub> and C<sub>(OUT)</sub> capacitors.



9-11. TPS26630 Configured for a Simple 24-V Supply Path Protection

Protection features with this configuration include:

- Load and device protection from reverse input polarity fault down to –60 V (with a 60-V rated Q<sub>1</sub>)
- Overvoltage protection at 34 V
- Inrush current control with 24-V/240-μs output voltage slew rate
- Reverse current blocking
- Accurate current limiting with auto-retry

### 9.3.2 Priority Power MUX Operation

Applications having two energy sources, such as portable battery powered equipment require preference of one source to another. For example, mains power (wall-adaptor) has the priority over the internal backup power or auxiliary power. These applications demand for switch over from mains power to backup power only when main input voltage falls below a user defined threshold. The TPS2663x devices provide a simple solution for priority power multiplexing needs.

9-12 shows a typical priority power multiplexing implementation using devices. When the MAIN power is present, the device in VIN\_MAIN path powers the OUT bus irrespective of whether auxiliary power VIN\_AUX is greater than or less than VIN\_MAIN. After the voltage on the VIN\_MAIN rail falls below the user-defined threshold, the device VIN\_MAIN issues a signal to switch over to auxiliary power VIN\_AUX. The transition happens seamlessly in t<sub>OVP(dly\_fast)</sub>, with minimal voltage droop on the output. The voltage droop during transition is a function of load current and output capacitance. See 13.

$$V_{(\text{DROOP})} = \frac{I_{(\text{LOAD})} \times t_{\text{OVP}(\text{fast\_dly})}}{C_{(\text{OUT})}} \quad (13)$$

where

- V<sub>(DROOP)</sub> is in volts, I<sub>(LOAD)</sub> is load current in Ampere, C<sub>(OUT)</sub> is output capacitance in μF, t<sub>OVP(fast\_dly)</sub> = 140 μs (typical)

Figure 9-13, Figure 9-14, Figure 9-15 and figure 9-16 show typical switch-over waveforms of Priority Muxing implementation using the TPS26630 or TPS26631 for 20-V primary and 24-V auxiliary bus.




图 9-12. Priority Power Mux Implementation




图 9-13. VIN\_MAIN Power Recovery: Change Over from Auxiliary VIN\_AUX to Primary Power VIN\_MAIN




图 9-14. VIN\_MAIN Brownout Condition: Change Over from Main VIN\_MAIN to Auxiliary Power VIN\_AUX








where

- $V_{(IN)}$  is the nominal supply voltage
- $I_{(LOAD)}$  is the load current
- $L_{(IN)}$  equals the effective inductance seen looking into the source
- $C_{(IN)}$  is the capacitance present at the input

Some applications can require additional Transient Voltage Suppressor (TVS) to prevent transients from exceeding the *Absolute Maximum Ratings* of the device. These transients can occur during positive and negative surge tests on the supply lines. In such applications, TI recommends to place at least 1  $\mu\text{F}$  of input capacitor.

Figure 10-1 shows the circuit implementation with optional protection components (a ceramic capacitor, TVS and, Schottky diode).



\* Optional components needed for suppression of transients

### 9-17. Circuit Implementation With Optional Protection Components for TPS2663x

## 9.6 Layout


### 9.6.1 Layout Guidelines

- For all the applications, TI recommends a 0.1  $\mu\text{F}$  or higher value ceramic decoupling capacitor between IN\_SYS terminal and GND.
- The external FET Q1 must be placed with DRAIN close to the  $V_{IN}$  pins of the IC and connected through a plane. The fast pulldown switch Q2 DRAIN and SOURCE must be placed very close to the GATE and SOURCE terminals of Q1 with very short loop. See 9-18 and 9-19 for a typical PCB layout example.
- The optimum placement of decoupling capacitor is closest to the IN\_SYS and GND terminals of the device. Care must be taken to minimize the loop area formed by the bypass-capacitor connection, the IN\_SYS terminal, and the GND terminal of the IC.
- High-current carrying power path connections must be as short as possible and must be sized to carry at least twice the full-load current.
- Locate all the TPS2663x family support components  $R_{(ILIM)}$ ,  $C_{(dVdT)}$ ,  $R_{(IMON)}$ , UVLO, OVP and PGTH resistors close to their connection pin. Connect the other end of the component to the GND with shortest trace length.
- The trace routing for the  $R_{(ILIM)}$  component to the device must be as short as possible to reduce parasitic effects on the current limit and current monitoring accuracy. These traces must not have any coupling to switching signals on the board.
- Protection devices such as TVS, snubbers, capacitors, or diodes must be placed physically close to the device they are intended to protect, and routed with short traces to reduce inductance. For example, TI recommends a protection Schottky diode to address negative transients due to switching of inductive loads, and it must be physically close to the OUT and GND pins.

- Thermal Considerations: When properly mounted, the PowerPAD integrated circuit package provides significantly greater cooling ability. To operate at rated power, the PowerPAD integrated circuit package must be soldered directly to the board GND plane directly under the device. Other planes, such as the bottom side of the circuit board, can be used to increase heat sinking in higher current applications.

### 9.6.2 Layout Example

- Top Layer
- ▨ Bottom layer GND plane
- Top Layer GND Plane
- Via to Bottom Layer



9-18. Typical PCB Layout Example with QFN Package with a 2-Layer PCB

- Top Layer
- ▨ Bottom layer GND plane
- Top Layer GND Plane
- Via to Bottom Layer




図 9-19. Typical PCB Layout Example with HTSSOP Package with a 2-Layer PCB

## 10 Device and Documentation Support

### 10.1 Documentation Support

#### 10.1.1 Related Documentation

- Texas Instruments, [TPS2663 Design Calculator](#)
- Texas Instruments, [CPU \(PLC Controller\)](#)
- Texas Instruments, [Compact, efficient, 24-V input auxiliary power supply reference design for servo drives design guide](#)

### 10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[www.tij.co.jp](http://www.tij.co.jp) のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 10.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

### 10.4 Trademarks

PowerPAD™ and テキサス・インスツルメンツ E2E™ are trademarks of Texas Instruments.  
すべての商標は、それぞれの所有者に帰属します。

### 10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 10.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision F (June 2021) to Revision G (June 2024)	Page
• TPS26637 のデバイス情報をドキュメントに追加済み.....	1
• Added the TPS26637 device to the <i>Device Comparison Table</i> section.....	2
• Updated the overload fault response and OV clamp voltage for TPS26636 in the <i>Device Comparison Table</i> section.....	2
• Added the TPS26637 device to the <i>Pin Configuration and Functions</i> section.....	3
• Added the TPS26637 device to the <i>Overview</i> section.....	15
• Added the TPS26637 device to the <i>PGTH as VOUT Sensing Input</i> section.....	19
• Added the TPS26637 device to <a href="#">セクション 8.3.7.1.2</a> .....	23
• Deleted the TPS26636 device from <a href="#">セクション 8.3.7.1.2</a> .....	23
• Added the TPS26637 device to <a href="#">セクション 8.3.8</a> .....	25
• Updated the overload protection for the TPS26636 device in <a href="#">セクション 8.3.8</a> .....	25

- Added the TPS26637 device to the *Device Functional Modes* section.....28
  - Updated the overload protection for the TPS26636 device in the *Device Functional Modes* section.....28
- 

<b>Changes from Revision E (March 2020) to Revision F (June 2021)</b>	<b>Page</b>
---	-------------

- |                                      |   |
|--------------------------------------|---|
| • ドキュメント全体にわたって表、図、相互参照の採番方法を更新..... | 1 |
|--------------------------------------|---|

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS26630RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 26630	<a href="#">Samples</a>
TPS26630RGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 26630	<a href="#">Samples</a>
TPS26631PWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS26631	<a href="#">Samples</a>
TPS26631PWPT	ACTIVE	HTSSOP	PWP	20	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS26631	<a href="#">Samples</a>
TPS26631RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 26631	<a href="#">Samples</a>
TPS26631RGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 26631	<a href="#">Samples</a>
TPS26632RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 26632	<a href="#">Samples</a>
TPS26632RGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 26632	<a href="#">Samples</a>
TPS26633PWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS26633	<a href="#">Samples</a>
TPS26633PWPT	ACTIVE	HTSSOP	PWP	20	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS26633	<a href="#">Samples</a>
TPS26633RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 26633	<a href="#">Samples</a>
TPS26633RGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 26633	<a href="#">Samples</a>
TPS26635RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 26635	<a href="#">Samples</a>
TPS26635RGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 26635	<a href="#">Samples</a>
TPS26636PWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS26636	<a href="#">Samples</a>
TPS26636PWPT	ACTIVE	HTSSOP	PWP	20	250	RoHS & Green	NIPDAU	Level-2-250C-1 YEAR	-40 to 125	TPS26636	<a href="#">Samples</a>
TPS26637PWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS26637	<a href="#">Samples</a>
TPS26637RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 26637	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of  $\leq 1000$ ppm threshold. Antimony trioxide based flame retardants must also meet the  $\leq 1000$ ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS26630RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS26630RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS26631PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
TPS26631PWPT	HTSSOP	PWP	20	250	180.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
TPS26631RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS26631RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS26632RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS26632RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS26633PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
TPS26633PWPT	HTSSOP	PWP	20	250	180.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
TPS26633RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS26633RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS26635RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS26635RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS26636PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
TPS26636PWPT	HTSSOP	PWP	20	250	180.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS26637PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
TPS26637RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS26630RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TPS26630RGET	VQFN	RGE	24	250	210.0	185.0	35.0
TPS26631PWPR	HTSSOP	PWP	20	2000	356.0	356.0	35.0
TPS26631PWPT	HTSSOP	PWP	20	250	210.0	185.0	35.0
TPS26631RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TPS26631RGET	VQFN	RGE	24	250	210.0	185.0	35.0
TPS26632RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TPS26632RGET	VQFN	RGE	24	250	210.0	185.0	35.0
TPS26633PWPR	HTSSOP	PWP	20	2000	356.0	356.0	35.0
TPS26633PWPT	HTSSOP	PWP	20	250	210.0	185.0	35.0
TPS26633RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TPS26633RGET	VQFN	RGE	24	250	210.0	185.0	35.0
TPS26635RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TPS26635RGET	VQFN	RGE	24	250	210.0	185.0	35.0
TPS26636PWPR	HTSSOP	PWP	20	2000	356.0	356.0	35.0
TPS26636PWPT	HTSSOP	PWP	20	250	210.0	185.0	35.0
TPS26637PWPR	HTSSOP	PWP	20	2000	356.0	356.0	35.0
TPS26637RGER	VQFN	RGE	24	3000	367.0	367.0	35.0

# MECHANICAL DATA

PWP (R-PDSO-G20)



PowerPAD™ PLASTIC SMALL OUTLINE



4073225-4/1 05/11

- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



4224598/A 10/2018

PowerPAD is a trademark of Texas Instruments.

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.

# EXAMPLE BOARD LAYOUT


PWP0020T

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4224598/A 10/2018

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 ([www.ti.com/lit/slma002](http://www.ti.com/lit/slma002)) and SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

PWP0020T

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.31 X 3.31
0.125	2.96 X 2.96 (SHOWN)
0.15	2.70 X 2.70
0.175	2.50 X 2.50

4224598/A 10/2018

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.



**RGE 24**

**GENERIC PACKAGE VIEW**

**VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4204104/H






LAND PATTERN EXAMPLE  
SCALE: 20X



4219016 / A 08/2017

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated