

# LM5161-Q1 広範囲入力100V、1A同期整流降圧/Fly-Buck™コンバータ

## 1 特長

- 車載アプリケーションに認定済み
- 下記内容でAEC-Q100認定済み:
  - デバイス温度グレード1: 動作時周囲温度範囲 –40°C~125°C
  - デバイスHBM ESD分類レベル2
  - デバイスCDM ESD分類レベルC5
- 4.5V~100Vの広い入力電圧範囲
- ハイサイド/ローサイド・スイッチ内蔵
  - ショットキー・ダイオード不要
- 最大1Aの負荷電流
- コンスタント・オンタイム制御
  - 外部ループ補償不要
  - 高速過渡応答
- 軽負荷時にDCM降圧動作を選択可能
- CCMオプションで複数出力Fly-Buck™をサポート
- 外部リップル回路不要(FPWM = 0のとき)
- ほぼ一定のスイッチング周波数
- 周波数を最大1MHzまで調整可能
- ソフトスタート時間をプログラム可能
- プリバイアス・スタートアップ
- ピーク電流制限保護
- 入力UVLOおよびヒステリシスを調整可能
- ±1%の帰還基準電圧
- サーマル・シャットダウン保護機能
- WEBENCH® Power Designerにより、LM5161-Q1を使用するカスタム設計を作成

## 2 アプリケーション

- 産業用プログラマブル・ロジック・コントローラ
- IGBTゲート・ドライブのバス電源
- テレコムDC/DCの1次側/2次側バイアス
- E-メータの電力線通信
- 低消費電力(12W未満)、絶縁型DC/DC (Fly-Buck)
- 車載用電子機器

## 3 概要


LM5161-Q1デバイスは100V、1Aの同期整流降圧型コンバータで、ハイサイドおよびローサイドのMOSFETが内蔵されています。コンスタント・オンタイム制御方式はループ補償が必要なく、高い降圧比と高速な過渡応答を実現できます。内部のフィードバック・アンプにより、動作温度範囲の全体にわたって出力電圧を±1%にレギュレートします。オンタイムは入力電圧に反比例し、結果としてスイッチング周波数はほぼ一定になります。ピークおよびバレー電流制限回路により、過負荷状況から保護されます。低電圧誤動作防止(EN/UVLO)回路では、入力低電圧スレッシュホールドとヒステリシスを別々に調整できます。LM5161-Q1のFPWM入力ピンにより、あらゆる負荷レベルにおいて強制的に連続モード(CCM)で動作するか、軽負荷または無負荷の状況で不連続モード(DCM)に切り替えるかを選択できます。強制的にCCMで動作するとき、LM5161-Q1は複数の出力と、絶縁型Fly-Buckアプリケーションをサポートします。DCM動作にプログラムされているとき、LM5161-Q1は追加の外付け帰還リップル入力回路なしに、緊密にレギュレートされた降圧出力を提供します。

### 製品情報<sup>(1)</sup>


型番	パッケージ	本体サイズ(公称)
LM5161-Q1	HTSSOP (14)	4.40mm×5.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

### 代表的な降圧アプリケーション回路



### 代表的なFly-Buckアプリケーション回路



## 目次


<b>1</b>	<b>特長</b> .....	<b>1</b>	<b>8</b>	<b>Applications and Implementation</b> .....	<b>17</b>
<b>2</b>	<b>アプリケーション</b> .....	<b>1</b>	8.1	Application Information .....	17
<b>3</b>	<b>概要</b> .....	<b>1</b>	8.2	Typical Applications .....	17
<b>4</b>	<b>改訂履歴</b> .....	<b>2</b>	8.3	Do's and Don'ts .....	27
<b>5</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	<b>9</b>	<b>Power Supply Recommendations</b> .....	<b>28</b>
<b>6</b>	<b>Specifications</b> .....	<b>4</b>	<b>10</b>	<b>Layout</b> .....	<b>28</b>
6.1	Absolute Maximum Ratings .....	4	10.1	Layout Guidelines .....	28
6.2	ESD Ratings .....	4	10.2	Layout Example .....	29
6.3	Recommended Operating Conditions .....	4	<b>11</b>	<b>デバイスおよびドキュメントのサポート</b> .....	<b>30</b>
6.4	Thermal Information .....	4	11.1	デバイス・サポート .....	30
6.5	Electrical Characteristics .....	5	11.2	関連資料 .....	30
6.6	Switching Characteristics .....	6	11.3	商標 .....	30
6.7	Typical Characteristics .....	7	11.4	ドキュメントの更新通知を受け取る方法 .....	30
<b>7</b>	<b>Detailed Description</b> .....	<b>11</b>	11.5	コミュニティ・リソース .....	30
7.1	Overview .....	11	11.6	静電気放電に関する注意事項 .....	30
7.2	Functional Block Diagram .....	11	11.7	Glossary .....	31
7.3	Feature Description .....	12	<b>12</b>	<b>メカニカル、パッケージ、および注文情報</b> .....	<b>31</b>
7.4	Device Functional Modes .....	15			

## 4 改訂履歴

### 2016年8月発行のものから更新

	<b>Page</b>
• WEBENCHへのリンクをデータシートに追加 .....	<b>1</b>
• Deleted the lead temperature from the <i>Absolute Maximum Ratings</i> table .....	<b>4</b>
• Moved <i>Ripple Configuration</i> to the <i>Feature Description</i> section .....	<b>14</b>

## 5 Pin Configuration and Functions



Copyright © 2016, Texas Instruments Incorporated

### Pin Functions

PIN		I/O	DESCRIPTION
NAME	HTSSOP		
AGND	1	-	Analog Ground. Ground connection of internal control circuits.
PGND	2	-	Power Ground. Ground connection of the internal synchronous rectifier FET.
VIN	3	I	Input supply connection. Operating input range is 4.5-V to 100-V.
EN/UVLO	4	I	Precision enable. Input pin of undervoltage lockout (UVLO) comparator.
RON	5	I	On-time programming pin. A resistor between this pin and VIN sets the switch ON-time as a function of input voltage.
SS	6	I	Softstart. Connect a capacitor from SS to AGND to control output rise time and limit overshoot.
FPWM	8	I	Forced PWM logic input pin. Connect to AGND for discontinuous conduction mode (DCM) with light loads. Connect to VCC for continuous conduction mode (CCM) at all loads and Fly-Buck configuration.
FB	9	I	Feedback input of voltage regulation comparator.
VCC	10	O	Internal high voltage start-up regulator bypass capacitor pin.
BST	11	I	Bootstrap capacitor pin. Connect a capacitor between BST and SW to bias gate driver of high-side buck FET.
SW	12,13	O	Switch node. Source connection of high side buck FET and drain connection of low-side synchronous rectifier FET.
NC	7,14		No Connection.
EP	-		Exposed Pad. Connect to AGND and printed-circuit board ground plane to improve power dissipation.

## 6 Specifications

### 6.1 Absolute Maximum Ratings<sup>(1)(2)</sup>

		MIN	MAX	UNIT
Input voltage	VIN to AGND	-0.3	100	V
	EN/UVLO to AGND	-0.3	100	
	RON to AGND	-0.3	100	
	BST to AGND	-0.3	114	
	VCC to AGND	-0.3	14	
	FPWM to AGND	-0.3	14	
	SS to AGND	-0.3	7	
	FB to AGND	-0.3	7	
Output voltage	BST to SW	-0.3	14	V
	BST to VCC		100	
	SW to AGND	-1.5	100	
	SW to AGND (20-ns transient)	-3		
Maximum junction temperature <sup>(3)</sup>		-40	150	°C
Storage temperature T <sub>stg</sub>		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V
	Charged-device model (CDM), per AEC Q100-011	±750	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions<sup>(1)</sup>

Over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
V <sub>IN</sub> input voltage	4.5		100	V
I <sub>O</sub> output current			1	A
External V <sub>CC</sub> bias voltage	9		13	V
Operating junction temperature <sup>(2)</sup>	-40		150	°C

- (1) *Recommended Operating Conditions* are conditions under the device is intended to be functional. For specifications and test conditions, see [Electrical Characteristics](#)
- (2) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

### 6.4 Thermal Information<sup>(1)</sup>

THERMAL METRIC	LM5161-Q1		UNIT
	PWP (HTSSOP)		
	14 PINS		
R <sub>θJA</sub> Junction-to-ambient thermal resistance <sup>(1)</sup>	39.3		°C/W
R <sub>θJcbot</sub> Junction-to-case (bottom) thermal resistance <sup>(1)</sup>	2.0		°C/W
ψ <sub>JB</sub> Junction-to-board thermal characteristic parameter	19.3		°C/W
R <sub>θJB</sub> Junction-to-board thermal resistance	19.6		°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

**Thermal Information<sup>(1)</sup> (continued)**

THERMAL METRIC		LM5161-Q1	
		PWP (HTSSOP)	
		14 PINS	
			UNIT
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	22.8	°C/W
$\Psi_{JT}$	Junction-to-top thermal characteristic parameter	0.5	°C/W

**6.5 Electrical Characteristics**

Typical values correspond to  $T_J = 25^\circ\text{C}$ . Minimum and maximum limits apply over  $T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}^{(1)(2)}$  for LM5161-Q1. Unless otherwise stated,  $V_{IN} = 48\text{ V}$ .<sup>(1)(2)</sup>

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY CURRENT</b>						
$I_{SD}$	Input shutdown current	$V_{IN} = 48\text{ V}$ , EN/UVLO = 0 V		50	90	$\mu\text{A}$
$I_{OP}$	Input operating current	$V_{IN} = 48\text{ V}$ , FB = 3 V, Non-switching		2.3	2.8	mA
<b>VCC SUPPLY</b>						
$V_{CC}$	Bias regulator output	$V_{IN} = 48\text{ V}$ , $I_{CC} = 20\text{ mA}$	6.3	7.3	8.5	V
$V_{CC}$	Bias regulator current limit	$V_{IN} = 48\text{ V}$	30			mA
$V_{CC(UV)}$	VCC undervoltage threshold	$V_{CC}$ rising		3.98	4.1	V
$V_{CC(HYS)}$	VCC undervoltage hysteresis	$V_{CC}$ falling		185		mV
$V_{CC(LDO)}$	VIN - VCC dropout voltage	$V_{IN} = 4.5\text{ V}$ , $I_{CC} = 20\text{ mA}$		200	340	mV
<b>HIGH-SIDE FET</b>						
$R_{DS(ON)}$	High-side on resistance	$V_{(BST - SW)} = 7\text{ V}$ , $I_{SW} = 0.5\text{ A}$		0.58		$\Omega$
$BST_{(UV)}$	Bootstrap gate drive UV	$V_{(BST - SW)}$ rising		2.93	3.6	V
$BST_{(HYS)}$	Gate drive UV hysteresis	$V_{(BST - SW)}$ falling		200		mV
<b>LOW-SIDE FET</b>						
$R_{DS(ON)}$	Low-side on resistance	$I_{SW} = 0.5\text{ A}$		0.24		$\Omega$
<b>HIGH-SIDE CURRENT LIMIT</b>						
$I_{LIM(HS)}$	High-side current limit threshold		1.3	1.61	1.9	A
$T_{RES}$	Current limit response time	$I_{LIM(HS)}$ threshold detect to FET turn-off		100		ns
$T_{OFF}$	Current limit forced off-time	FB = 0 V, $V_{IN} = 72\text{ V}$	13	16.5	21	$\mu\text{s}$
$T_{OFF1}$	Current limit forced off-time	FB = 0.1 V, $V_{IN} = 72\text{ V}$	10	13	17	$\mu\text{s}$
$T_{OFF2}$	Current limit forced off-time	FB = 1 V, $V_{IN} = 72\text{ V}$	2	2.7	4.1	$\mu\text{s}$
<b>LOW-SIDE CURRENT LIMIT</b>						
$I_{SOURCE(LS)}$	Sourcing current limit		1.3	1.6	1.9	A
$I_{SINK(LS)}$	Sinking current limit			3		
<b>DIODE EMULATION</b>						
$V_{FPWM(LOW)}$	FPWM input logic low	$V_{IN} = 48\text{ V}$			1	V
$V_{FPWM(HIGH)}$	FPWM input logic high	$V_{IN} = 48\text{ V}$	3			
$I_{ZX}$	Zero cross detect current	FPWM = 0 (Diode emulation)		22.5		mA
<b>REGULATION COMPARATOR</b>						
$V_{REF}$	FB regulation level	$V_{IN} = 48\text{ V}$	1.975	2	2.015	V
$I_{(BIAS)}$	FB input bias current	$V_{IN} = 48\text{ V}$			100	nA
<b>ERROR CORRECTION AMPLIFIER &amp; SOFT-START</b>						
$G_M$	Error amp transconductance	FB = $V_{REF} (\pm) 10\text{ mV}$		100		$\mu\text{A/V}$
$I_{EA(SOURCE)}$	Error amp source current	FB = 1 V, SS = 1 V	7.5	10	12.5	$\mu\text{A}$
$I_{EA(SINK)}$	Error amp sink current	FB = 5 V, SS = 2.25 V	7.5	10	12.5	

- (1) All minimum and maximum limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.
- (2) The junction temperature ( $T_J$  in  $^\circ\text{C}$ ) is calculated from the ambient temperature ( $T_A$  in  $^\circ\text{C}$ ) and power dissipation ( $P_D$  in Watts) as follows:  $T_J = T_A + (P_D \cdot R_{\theta JA})$  where  $R_{\theta JA}$  (in  $^\circ\text{C/W}$ ) is the package thermal impedance provided in the Thermal Information section.

## Electrical Characteristics (continued)

Typical values correspond to  $T_J = 25^\circ\text{C}$ . Minimum and maximum limits apply over  $T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}^{(1)(2)}$  for LM5161-Q1. Unless otherwise stated,  $V_{IN} = 48\text{ V}$ .<sup>(1)(2)</sup>

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{(SS-FB)}$	$V_{SS} - V_{FB}$ clamp voltage	FB = 1.75 V, $C_{SS} = 1\text{ nF}$		135		mV
$I_{SS}$	Softstart charging current	SS = 0.5 V	7.5	10	12.5	$\mu\text{A}$
<b>ENABLE/UVLO</b>						
$V_{UVLO(TH)}$	UVLO threshold	EN/UVLO rising	1.195	1.24	1.272	V
$I_{UVLO(HYS)}$	UVLO hysteresis current	EN/UVLO = 1.4 V	15	20	25	$\mu\text{A}$
$V_{SD(TH)}$	Shutdown mode threshold	EN/UVLO falling	0.29	0.35		V
$V_{SD(HYS)}$	Shutdown threshold hysteresis	EN/UVLO rising		50		mV
<b>THERMAL SHUTDOWN</b>						
$T_{SD}$	Thermal shutdown threshold			175		$^\circ\text{C}$
$T_{SD(HYS)}$	Thermal shutdown hysteresis			20		$^\circ\text{C}$

## 6.6 Switching Characteristics<sup>(1)</sup>

Typical values correspond to  $T_J = 25^\circ\text{C}$ . Minimum and maximum limits apply over  $T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$  for LM5161-Q1. Unless otherwise stated,  $V_{IN} = 48\text{ V}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>MINIMUM OFF-TIME</b>						
$T_{OFF-MIN}$	Minimum off-Time, FB = 0 V			170		ns
$T_{OFF-MIN}$	Minimum off-Time, FB = 0 V, $V_{IN} = 4.5\text{ V}$			200		ns
<b>ON-TIME GENERATOR</b>						
$T_{ON}$ Test 1	$V_{IN} = 24\text{ V}$ , $R_{ON} = 100\text{ k}\Omega$		420	540	665	ns
$T_{ON}$ Test 2	$V_{IN} = 48\text{ V}$ , $R_{ON} = 100\text{ k}\Omega$			270		ns
$T_{ON}$ Test 3	$V_{IN} = 8\text{ V}$ , $R_{ON} = 100\text{ k}\Omega$		1150	1325	1500	ns
$T_{ON}$ Test 4	$V_{IN} = 72\text{ V}$ , $R_{ON} = 150\text{ k}\Omega$			285		ns

- (1) All minimum and maximum limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

### 6.7 Typical Characteristics

At  $T_A = 25^\circ\text{C}$  and applicable to LM5161-Q1 unless otherwise noted.




Fig 1. Efficiency at 300 kHz




Fig 2. Efficiency at 300 kHz




Fig 3. Efficiency at 300 kHz




Fig 4. Efficiency at 300 kHz




Fig 5. Line Regulation





Fig 6. VCC vs. VIN

Typical Characteristics (continued)

At  $T_A = 25^\circ\text{C}$  and applicable to LM5161-Q1 unless otherwise noted.





**Typical Characteristics (continued)**

At  $T_A = 25^\circ\text{C}$  and applicable to LM5161-Q1 unless otherwise noted.




Fig. 13. Shutdown Current vs.  $V_{IN}$




Fig. 14.  $I_{IN}$  vs.  $V_{IN}$  (Operating, Non Switching)




Fig. 15. Voltage at RON pin vs. Input Voltage




Fig. 16. Gate Drive UVLO vs. Temperature




Fig. 17. Reference Voltage vs. Temperature




Fig. 18. Input Operating Current vs. Temperature

### Typical Characteristics (continued)

At  $T_A = 25^\circ\text{C}$  and applicable to LM5161-Q1 unless otherwise noted.




Figure 19. Input Shutdown Current vs. Temperature




Figure 20.  $V_{CC}$  UVLO vs. Temperature




Figure 21. Current Limit vs. Temperature




Figure 22. Sink Current Limit vs. Temperature




Figure 23. FPWM Threshold vs. Temperature




Figure 24. Switch Resistance vs. Temperature


## 7 Detailed Description

### 7.1 Overview

The LM5161-Q1 step-down switching regulator features all the functions needed to implement a low-cost, efficient buck converter capable of supplying 1-A to the load. This high voltage regulator contains 100-V N-channel buck and synchronous rectifier switches and is available in the 14-pin HTSSOP package. The regulator operation is based on constant ON-time control where the ON-time is inversely proportional to input voltage  $V_{IN}$ . This feature maintains a relatively constant operating frequency with load and input voltage variations. A constant on-time switching regulator requires no loop compensation resulting in fast load transient response. Peak current limit detection circuit is implemented with a forced OFF-time during current limiting which is inversely proportional to voltage at the feedback pin,  $V_{FB}$  and directly proportional to  $V_{IN}$ . Varying the current limit OFF-time with  $V_{FB}$  and  $V_{IN}$  ensures short circuit protection with minimal current limit foldback. The LM5161-Q1 can be applied in numerous end equipment systems requiring efficient step-down regulation from higher input voltages. This regulator is well suited for 24 V industrial systems as well as for 48 V telecom and PoE voltage ranges. The LM5161-Q1 integrates an undervoltage lockout (EN/UVLO) circuit to prevent faulty operation of the device at low input voltages and features intelligent current limit and thermal shutdown to protect the device during overload or short circuit.

All instances of the LM5161 device name used throughout this document, in block diagrams and application schematics, are valid for LM5161-Q1 as well, unless stated otherwise.

### 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

## 7.3 Feature Description

### 7.3.1 Control Circuit

The LM5161-Q1 step-down switching regulator employs a control principle based on a comparator and a one-shot ON-timer, with the output voltage feedback (FB) compared to the voltage at the Soft-Start (SS) pin ( $V_{SS}$ ). If the FB voltage is below  $V_{SS}$ , the internal buck switch is turned on for a time period determined by the input voltage and one-shot programming resistor ( $R_{ON}$ ). Following the ON-time, the buck switch must remain off for the minimum OFF-time forced by the minimum OFF-time one-shot. The buck switch remains off until the FB voltage falls below  $V_{SS}$  again, when it turns on for another ON-time one-shot period.

During a rapid start-up or when the load current increases suddenly, the regulator operates with minimum off-time per cycle. When regulating the output in steady state operation, the off-time automatically adjusts to produce the SW pin duty cycle required for output voltage regulation.

When in regulation, the LM5161-Q1 operates in continuous conduction mode at heavy load currents. If the FPWM pin is connected to ground or left floating, the regulator operates in discontinuous conduction mode at light load with the synchronous rectifier FET emulating a diode. With sufficient load, the LM5161-Q1 operates in continuous conduction mode with the inductor current never reaching zero during the OFF-time of the high-side FET. In this mode the operating frequency remains relatively constant with load and line variations. The minimum load current for continuous conduction mode is one-half the inductor's ripple current amplitude. The operating frequency (in Hz) is programmed by the RON pin resistor and can be calculated from 式 1 with  $R_{ON}$  expressed in ohms.

$$F_{SW} = \frac{V_{OUT}}{1.008 \times 10^{-10} \times R_{ON}} \text{ Hz} \quad (1)$$

In discontinuous conduction mode, current through the inductor ramps up from zero to a peak value during the ON-time, then ramps back to zero before the end of the OFF-time. The next ON-time period starts when the voltage at FB falls below  $V_{SS}$ . When the inductor current is zero during the high side FET off-time, the load current is supplied by the output capacitor. In this mode, the operating switching frequency is lower than the continuous conduction mode switching frequency and the frequency varies with load. The discontinuous conduction mode maintains higher conversion efficiency at light loads since the switching losses decrease with the decrease in load and frequency.

The output voltage is set by two external resistors ( $R_{FB1}$ ,  $R_{FB2}$ ). The regulated output voltage is calculated from 式 2, where  $V_{REF} = 2 \text{ V}$  (typical) is the feedback reference voltage.

$$V_{OUT} = \frac{V_{REF} \times (R_{FB2} + R_{FB1})}{R_{FB1}} \text{ V} \quad (2)$$

### 7.3.2 VCC Regulator

The LM5161-Q1 contains an internal high voltage linear regulator with a nominal output voltage of 7.3 V (typical). The VCC regulator is internally current limited to 30 mA (minimum). This regulator supplies power to internal circuit blocks including the synchronous FET gate driver and the logic circuits. When the voltage on the VCC pin reaches the undervoltage lockout ( $V_{CC(UV)}$ ) threshold of 3.98 V (typical), the IC is enabled. An external capacitor at the VCC pin stabilizes the regulator and supplies transient VCC current to the gate drivers. An internal diode connected from VCC to the BST pin replenishes the charge in the high-side gate drive bootstrap capacitor when the SW pin is low.

In high input voltage applications, the power dissipated in the regulator is significant and can limit the efficiency and maximum achievable output power. The LM5161-Q1 allows the internal VCC regulator power loss to be reduced by supplying the VCC voltage via a diode from an external voltage source regulated between 9 V and 13 V. The external VCC bias can be supplied from the LM5161-Q1 converter output rail if the regulation voltage is within this range. When the VCC pin of the LM5161-Q1 is raised above the regulation voltage (7.3 V typical), the internal regulator is disabled and the power dissipation in the IC is reduced.

## Feature Description (continued)

### 7.3.3 Regulation Comparator

The feedback voltage at the FB pin is compared to the SS pin voltage  $V_{SS}$ . In normal operation when the output voltage is in regulation, an ON-time period is initiated when the voltage at FB pin falls below  $V_{SS}$ . The high-side buck switch stays on for the ON-time one-shot period causing the FB voltage to rise. After the on-time period expires, the high-side switch will remain off until the FB voltage falls below  $V_{SS}$ . During start-up, the FB voltage is below  $V_{SS}$  at the end of each on-time period and the high-side switch turns on again after the minimum forced off-time of 170 ns (typical). When the output is shorted to ground ( $FB = 0$  V), the high side peak current limit is triggered, the high-side FET is turned off, and remains off for a period determined by the current limit OFF-time one-shot. See the [Current Limit](#) section for additional information.

### 7.3.4 Soft-Start

The soft-start feature of the LM5161-Q1 allows the converter to gradually reach a steady-state operating point, thereby reducing start-up stresses and current surges. When the EN/UVLO pin is above the EN/UVLO standby threshold  $V_{UVLO(TH)} = 1.24$  V (typical) and VCC exceeds the VCC undervoltage  $V_{CC(UV)} = 3.98$  V (typical) threshold, an internal 10- $\mu$ A current source charges the external capacitor at the SS pin ( $C_{SS}$ ) from 0 V to 2 V. The voltage at the SS pin is connected to the noninverting input of the internal FB comparator. The soft-start interval ends when the SS capacitor is charged to the 2 V reference level. The ramping voltage at the SS pin produces a controlled, monotonic output voltage start-up. A minimum 1-nF soft-start capacitor must be used in all applications.

### 7.3.5 Error Transconductance ( $G_M$ ) Amplifier

The LM5161-Q1 provides a trans-conductance ( $G_M$ ) error amplifier that minimizes the difference between the reference voltage ( $V_{REF}$ ) and the average feedback (FB) voltage. This amplifier reduces the load and line regulation errors that are common in constant-on-time regulators. The soft-start capacitor ( $C_{SS}$ ) provides compensation for this error correction loop. The soft-start capacitor should be greater than 1 nF to ensure stability.

### 7.3.6 On-Time Generator

The ON-time of the LM5161-Q1 high-side FET is determined by the  $R_{ON}$  resistor and is inversely proportional to the input voltage ( $V_{IN}$ ). The inverse relationship with  $V_{IN}$  results in a nearly constant frequency as  $V_{IN}$  is varied. The ON-time can be calculated from [式 3](#) with  $R_{ON}$  expressed in ohms.

$$T_{ON} = \frac{1.008 \times 10^{-10} \times R_{ON}}{V_{IN}} \text{ s} \quad (3)$$

To set a specific continuous conduction mode switching frequency ( $F_{SW}$  expressed in Hz), the  $R_{ON}$  resistor is determined from [式 4](#):

$$R_{ON} = \frac{V_{OUT}}{1.008 \times 10^{-10} \times F_{SW}} \Omega \quad (4)$$

$R_{ON}$  must be selected for a minimum on-time (at maximum  $V_{IN}$ ) greater than 150 ns for proper operation. This minimum ON-time requirement limits the maximum switching frequency of applications with relatively high  $V_{IN}$  and low  $V_{OUT}$ .

### 7.3.7 Current Limit

The LM5161-Q1 provides an intelligent current limit OFF-timer that adjusts the OFF-time to reduce foldback of the current limit. If the peak value of the current in the buck switch exceeds 1.6 A (typical) the present ON-time period is immediately terminated, and a non-resettable OFF-timer is initiated. The length of the OFF-time is controlled by the FB voltage and the input voltage  $V_{IN}$ . As an example, when  $V_{FB} = 0.1$ -V and  $V_{IN} = 72$ -V, the OFF-time is set to 13  $\mu$ s (typical). This condition would occur if the output is shorted or during the initial phase of start-up. In cases of output overload where the FB voltage is greater than zero volts (a soft short), the current limit OFF-time is reduced. Reducing the OFF-time during less severe overloads reduces the current limit foldback, overload recovery time, and start-up time. The current limit off-time,  $T_{OFF(CL)}$  is calculated from [式 5](#):

$$T_{OFF(CL)} = \frac{V_{IN}}{20 V_{FB} + 4.35} \mu\text{s} \quad (5)$$

## Feature Description (continued)

### 7.3.8 N-Channel Buck Switch and Driver

The LM5161-Q1 integrates an N-channel buck switch and associated floating high-side gate driver. The gate driver circuit works in conjunction with an external bootstrap capacitor and an internal high voltage bootstrap diode. A 10-nF or larger ceramic capacitor connected between the BST pin and the SW pin provides the voltage to the high-side driver during the buck switch ON-time. During the OFF-time, the SW node is pulled down to approximately 0 V and the bootstrap capacitor charges from VCC through the internal bootstrap diode. The minimum OFF-time of 170 ns (typical) provides a minimum time each cycle to recharge the bootstrap capacitor.

### 7.3.9 Synchronous Rectifier

The LM5161-Q1 provides an internal low-side synchronous rectifier N-channel FET. This low-side FET provides a low resistance path for the inductor current when the high-side FET is turned off.

With the FPWM pin connected to ground or left floating, the LM5161-Q1 synchronous rectifier operates in diode emulation mode. Diode emulation enables the pulse-skipping during light load conditions. This leads to a reduction in the average switching frequency at light loads. Switching losses and FET gate driver losses, both of which are proportional to switching frequency, are significantly reduced and efficiency is improved. This pulse-skipping mode also reduces the circulating inductor currents and losses associated with a continuous conduction mode (CCM). When the FPWM pin is grounded or left floating, an internal ripple injection circuit is enabled. With the internal ripple injection enabled, the typical external feedback ripple injection circuit is no longer required. This feature reduces the component count in the buck applications. For more details see [Forced Pulse Width Modulation \(FPWM\) Mode](#).

When the FPWM pin is pulled high, diode emulation is disabled. The inductor current can flow in either direction through the low-side FET resulting in CCM operation with nearly constant switching frequency. A negative sink current limit circuit limits the current that can flow into the SW pin and through the low-side FET to ground. In a buck regulator application, large negative current will only flow from V<sub>OUT</sub> to the SW pin if V<sub>OUT</sub> is lifted above the output regulation set-point.

### 7.3.10 Enable / Undervoltage Lockout (EN/UVLO)

The LM5161-Q1 contains a dual level undervoltage lockout (EN/UVLO) circuit. When the EN/UVLO pin voltage is below 0.35 V (typical), the regulator is in a low current shutdown mode. When the EN/UVLO pin voltage is greater than 0.35 V (typical) but less than 1.24 V (typical), the regulator is in standby mode. In standby mode, the VCC bias regulator is active but converter switching remains disabled. When the voltage at the VCC pin exceeds the VCC rising threshold V<sub>CC(UV)</sub> = 3.98 V (typical) and the EN/UVLO pin voltage is greater than 1.24 V, normal switching operation begins. An external resistor voltage divider from VIN to GND can be used to set the minimum operating voltage of the regulator.

EN/UVLO hysteresis is accomplished with an internal 20-μA (typical) current source (I<sub>UVLO(HYS)</sub>) that is switched on or off into the impedance of the EN/UVLO pin resistor divider. When the EN/UVLO threshold is exceeded, the current source is activated to effectively raise the voltage at the EN/UVLO pin. The hysteresis is equal to the value of this current times the upper resistance of the resistor divider, (R<sub>UV2</sub>) (See [Functional Block Diagram](#)).

### 7.3.11 Thermal Protection

The LM5161-Q1 must be operated such that the junction temperature does not exceed 150°C during normal operation. An internal thermal shutdown circuit is provided to protect the LM5161-Q1 in the event of a higher than normal junction temperature. When activated, typically at 175°C, the controller is forced into a low-power reset state, disabling the high side buck switch and the VCC regulator. This feature prevents catastrophic failures due to device overheating. When the junction temperature falls below 155°C (typical hysteresis = 20°C), the VCC regulator is enabled, and operation resumes.

### 7.3.12 Ripple Configuration

LM5161-Q1 uses a Constant-On-Time (COT) control scheme, in which the ON-time is terminated by a one-shot, and the OFF-time is terminated by the feedback voltage (V<sub>FB</sub>) falling below the reference voltage. Therefore, for stable operation, the feedback voltage must decrease monotonically and in phase with the inductor current during the OFF-time. Furthermore, this change in feedback voltage (V<sub>FB</sub>) during OFF-time must be large enough to dominate any noise present at the feedback node.

**Feature Description (continued)**




表 1 presents three different methods for generating appropriate voltage ripple at the feedback node. Type 1 and Type 2 ripple circuits couple the ripple from the output of the converter to the feedback node (FB). The output voltage ripple has two components:

1. Capacitive ripple caused by the inductor current ripple charging or discharging the output capacitor.
2. Resistive ripple caused by the inductor current ripple flowing through the ESR of the output capacitor and R3.

The capacitive ripple is out-of-phase with the inductor current. As a result, the capacitive ripple does not decrease monotonically during the OFF-time. The resistive ripple is in phase with the inductor current and decreases monotonically during the OFF-time. The resistive ripple must exceed the capacitive ripple at output (V<sub>OUT</sub>) for stable operation. If this condition is not satisfied unstable switching behavior is observed in COT converters, with multiple ON-time bursts in close succession followed by a long OFF-time.

Type 3 ripple method uses a ripple injection circuit with R<sub>A</sub>, C<sub>A</sub> and the switch node (SW) voltage to generate a triangular ramp. This triangular ramp is then AC-coupled into the feedback node (FB) using the capacitor C<sub>B</sub>. Since this circuit does not use the output voltage ripple, it is suited for applications where low output voltage ripple is imperative. See application note [Controlling Output Ripple and Achieving ESR Independence in Constant On-Time \(COT\) Regulator Designs](#) (SNVA166) for more details for each ripple generation method.

**表 1. Ripple Configuration**

TYPE 1	TYPE 2	TYPE 3
Lowest Cost	Reduced Ripple	Minimum Ripple
 <p>Copyright © 2016, Texas Instruments Incorporated</p>	 <p>Copyright © 2016, Texas Instruments Incorporated</p>	 <p>Copyright © 2016, Texas Instruments Incorporated</p>
$R_3 \geq \frac{25 \text{ mV} \times V_O}{V_{REF} \times \Delta I_{L1, \text{min}}}$ <p style="text-align: right;">(6)</p>	$C_{ff} \geq \frac{5}{F_{SW} \times (R_{FB2} \parallel R_{FB1})}$ $R_3 \geq \frac{25 \text{ mV}}{\Delta I_{L1, \text{min}}}$ <p style="text-align: right;">(7)</p>	$R_A C_A \leq \frac{(V_{IN, \text{min}} - V_O) \times T_{ON}(@ V_{IN, \text{min}})}{25 \text{ mV}}$ <p style="text-align: right;">(8)</p>

**7.4 Device Functional Modes**

**7.4.1 Forced Pulse Width Modulation (FPWM) Mode**

The [Synchronous Rectifier](#) section gives a brief introduction to the LM5161-Q1 diode emulation feature. The FPWM pin allows the power supply designer to select either CCM or DCM mode of operation at light loads. When the FPWM pin is connected to ground or left floating (FPWM = 0), a pulse-skipping mode and the zero-cross current detector circuit is enabled. The zero-cross detector turns off the low-side FET when the inductor current falls close to zero (I<sub>ZX</sub>, see [Electrical Characteristics](#)). This feature allows the LM5161-Q1 regulator to operate in DCM mode at light loads. In the DCM state, the switching frequency decreases with lighter loads.

When the FPWM pin is left open or shorted to ground, the user can take the advantage of the internal ripple injection circuit, enabled in this mode, for a typical Buck application circuit. This feature is applicable over the entire load and input voltage ranges. It eliminates the need for an external feedback ripple injection circuit.

## Device Functional Modes (continued)

For wide VIN applications where  $V_{IN} > 72\text{ V}$ , an external VCC supply is commonly used to minimize the power dissipation in the IC. In such applications at  $T_J > 125^\circ\text{C}$ , it is recommended to add a BST resistor ( $> 3\Omega$ ) in series with the BST capacitor, in order to protect the internal VCC-BST diode during a full load transient operation. The addition of the external resistor will reduce the fast (dv/dt) of the switch node that can impact the normal IC operation.

If the FPWM pin is pulled high, the LM5161-Q1 will operate in CCM mode regardless of the load conditions. The CCM operation reduces efficiency at light load but improves the output transient response to step load changes and provides nearly constant switching frequency. Moreover, the Fly-Buck topology always requires the continuous conduction mode during its operation.

The internal ripple injection circuit is disabled in the CCM mode. An external ripple injection circuit or an additional ESR resistor in series with the output capacitor is required to generate the optimal ripple at the FB node. Also, there is no need to add any BST resistor in series with the BST capacitor in either forced CCM Buck or Fly-Buck application.

**表 2. FPWM Pin Mode Summary**

FPWM PIN CONNECTION	LOGIC STAGE	DESCRIPTION
GND or Floating (High Z)	0	The FPWM pin is grounded or left floating. DCM enabled at light loads. Internal Ripple circuit is enabled. No external ripple circuit/ addition required.
V <sub>CC</sub>	1	The FPWM pin is connected to VCC. The LM5161-Q1 then operates in CCM mode at light loads. Internal ripple injection disabled. External ripple injection needed.

### 7.4.2 Undervoltage Detector

The following table summarizes the dual threshold levels of the undervoltage lockout (EN/UVLO) circuit explained in [Enable / Undervoltage Lockout \(EN/UVLO\)](#).

**表 3. UVLO Pin Mode Summary**

EN/UVLO PIN VOLTAGE	VCC REGULATOR	MODE	DESCRIPTION
$< 0.35\text{ V}$	Off	Shutdown	V <sub>CC</sub> regulator disabled. High and low side FETs disabled.
$0.35\text{ V to }1.24\text{ V}$	On	Standby	V <sub>CC</sub> regulator enabled. High and low side FETs disabled.
$> 1.24\text{ V}$	$V_{CC} < V_{CC(UV)}$	Standby	V <sub>CC</sub> regulator enabled. High and low side FETs disabled.
	$V_{CC} > V_{CC(UV)}$	Operating	V <sub>CC</sub> regulator enabled. Switching enabled.

If an EN/UVLO setpoint is not required, the EN/UVLO pin can be driven by a logic signal as an enable input or connected directly to the VIN pin. If the EN/UVLO is directly connected to the VIN pin, the regulator will begin switching when the V<sub>CC</sub> UVLO is satisfied.



## 8 Applications and Implementation

---

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

---

### 8.1 Application Information

The LM5161-Q1 is a synchronous-buck regulator converter designed to operate over a wide input voltage and output current range. Spreadsheet based Quick-Start Calculator tools, available on the [www.ti.com](http://www.ti.com) product website, can be used to design a single output synchronous buck converter or an isolated dual output Fly-Buck converter using the LM5161-Q1. See application note [Designing an Isolated Buck \(Fly-Buck\) Converter](#) for a detailed design guide for the Fly-Buck converter. Alternatively, the online WEBENCH® Tool can be used to create a complete buck or Fly-Buck designs and generate the bill of materials, estimated efficiency, solution size, and cost of the complete solution. [Typical Applications](#) describes a few application circuits using the LM5161-Q1 with detailed, step-by-step design procedures.

### 8.2 Typical Applications


#### 8.2.1 LM5161-Q1 Synchronous Buck (15-V to 95-V Input, 12-V Output, 1-A Load)

A typical application example is a synchronous buck converter operating from a wide input voltage range of 15 V to 95 V and providing a stable 12 V output voltage with maximum output current capability of 1 A. The complete schematic for a typical buck application circuit with LM5161-Q1 in diode emulation is shown in [Figure 25](#). In the application schematic below, the components are labeled by their respective component numbers instead of the descriptive name used in the previous sections. For example, R1 represents  $R_{ON}$  and so on.

LM5161-Q1

JAJSKF1A – AUGUST 2016 – REVISED NOVEMBER 2017

www.tij.co.jp



Copyright © 2016, Texas Instruments Incorporated

25. Synchronous Buck Application Circuit

### 8.2.1.1 Design Requirements

A typical synchronous-buck application introduced in [LM5161-Q1 Synchronous Buck \(15-V to 95-V Input, 12-V Output, 1-A Load\)](#), 表 4 summarizes the operating parameters:

表 4. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	15-V to 80-V
output	12-V
Full load current	1-A
Nominal switching frequency	300 kHz
Light load operating mode	CCM, FPWM=1
Jumper JP1	Pins 1-2 connected

### 8.2.1.2 Detailed Design Procedure

#### 8.2.1.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the LM5161-Q1 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH).

#### 8.2.1.2.2 Output Resistor Divider Selection

With the required output voltage set point at 12 V and  $V_{FB} = 2$  V (typical), the ratio of R8 ( $R_{FB1}$ ) to R7 ( $R_{FB2}$ ) can be calculated using 式 9:

$$\frac{R_{FB2}}{R_{FB1}} = \frac{V_{OUT}}{V_{REF}} - 1 \quad (9)$$

The resistor ratio calculates to be 5:1. Standard values of R8 ( $R_{FB1}$ ) = 2 k $\Omega$  and R7 ( $R_{FB2}$ ) = 10 k $\Omega$  are chosen. Higher or lower resistor values could be used as long as the ratio of 5:1 is maintained.

#### 8.2.1.2.3 Frequency Selection

The duty cycle required to maintain output regulation at the minimum input voltage restricts the maximum switching frequency of LM5161-Q1. The maximum value of the minimum forced OFF-time  $T_{OFF,min}$  (max), limits the duty cycle and therefore the switching frequency. The maximum frequency that avoids output dropout at minimum input voltage can be calculated from 式 10.

$$F_{SW,max}(@V_{IN,min}) = \frac{V_{IN,min} - V_{OUT}}{V_{IN,min} \times T_{OFF,min}(ns)} \quad (10)$$

For this design example, the maximum frequency based on the minimum OFF-time limitation for  $T_{OFF,min}$ (typical) = 170 ns is calculated to be  $F_{SW,max}(@V_{IN,min}) = 1.2$  MHz. This value is above 1 MHz, the maximum possible operating frequency of the LM5161-Q1. Therefore, the minimum OFF-time parameter restricts the maximum achievable switching frequency calculation in this application.

At the maximum input voltage, the maximum switching frequency of LM5161-Q1 is restricted by the minimum ON-time,  $T_{ON,min}$  which limits the minimum duty cycle of the converter. The maximum frequency at maximum input voltage can be calculated using 式 11.

$$F_{SW,max}(@V_{IN,max}) = \frac{V_{OUT}}{V_{IN,max} \times T_{ON,min} (ns)} \quad (11)$$

Using 式 11 and  $T_{ON,min}$  (typ) = 150 ns, the maximum achievable switching frequency is  $F_{SW,max}(@V_{IN,min}) = 1000$  kHz. Taking this value as the maximum possible operational switching frequency over the input voltage range in this application, a nominal switching frequency of  $F_{SW} = 300$  kHz is chosen for this design.

The value of the resistor,  $R_{ON}$  sets the nominal switching frequency based on 式 12.

$$R_{ON} = \frac{V_{OUT}}{1.008 \times 10^{-10} \times F_{SW}} \Omega \quad (12)$$

For this particular application with  $F_{SW} = 300$  kHz,  $R_{ON}$  calculates to be 396 k $\Omega$ . Selecting a standard value for R1 ( $R_{ON}$ ) = 402 k $\Omega$  ( $\pm 1\%$ ) results in a nominal frequency of 296 kHz. The resistor value may need to be adjusted further in order to achieve the required switching frequency as the switching frequency in Constant ON-Time converters varies slightly ( $\pm 10\%$ ) with input voltage and/or output current. Operation at a lower nominal switching frequency will result in higher efficiency but increase in the inductor and capacitor values leading to a larger total solution size.

#### 8.2.1.2.4 Inductor Selection

The inductor is selected to limit the inductor ripple current to a value between 20 and 40 percent of the maximum load current. The minimum value of the inductor required in this application can be calculated from 式 13:

$$L_{min} = \frac{V_O \times (V_{IN,max} - V_O)}{V_{IN,max} \times F_{SW} \times I_{O,max} \times 0.4} \quad (13)$$

Based on 式 13, the minimum value of the inductor is calculated to be 85  $\mu$ H for  $V_{IN} = 80$ -V (max) and inductor current ripple will be 40 percent of the maximum load current. Allowing some margin for inductance variation and inductor saturation, a higher standard value of L1 (L) = 100  $\mu$ H is selected for this design.

The peak inductor current at maximum load must be smaller than the minimum current limit threshold of the high side FET as given in *Electrical Characteristics* table. The inductor current ripple at any input voltage is given by:

$$\Delta I_L = \frac{V_O \times (V_{IN} - V_O)}{V_{IN} \times F_{SW} \times L} \quad (14)$$

The peak-to-peak inductor current ripple is calculated to be 81 mA and 341 mA at the minimum and maximum input voltages respectively. The maximum peak inductor current in the buck FET is given by 式 15:

$$I_{L(peak)} = I_{O,max} + \frac{\Delta I_{L,max}}{2} \quad (15)$$

In this design with maximum output current of 1-A, the maximum peak inductor current is calculated to be approximately 1.17 A at  $V_{IN,max} = 80$  V, which is less than the minimum high-side FET current limit threshold.

The saturation current of the inductor must also be carefully considered. The peak value of the inductor current will be bound by the high side FET current limit during overload or short circuit conditions. Based on the high side FET current limit specification in the *Electrical Characteristics*, an inductor with saturation current rating above 1.9 A (max) should be selected.

#### 8.2.1.2.5 Output Capacitor Selection

The output capacitor is selected to limit the capacitive ripple at the output of the regulator. Maximum capacitive ripple is observed at maximum input voltage. The output capacitance required for a ripple voltage  $\Delta V_O$  across the capacitor is given by 式 16.

$$C_{OUT} = \frac{\Delta I_{L,max}}{8 \times F_{SW} \times \Delta V_{O,ripple}} \quad (16)$$

Substituting  $\Delta V_{O, \text{ripple}} = 10 \text{ mV}$  gives  $C_{\text{OUT}} = 15 \mu\text{F}$ . Two standard  $10 \mu\text{F}$  ceramic capacitors in parallel (C11, C12) are selected. An X7R type capacitor with a voltage rating  $25 \text{ V}$  or higher should be used for  $C_{\text{OUT}}$  (C11, C12) to limit the reduction of capacitance due to dc bias voltage.

#### 8.2.1.2.6 Series Ripple Resistor - $R_{\text{ESR}}$ (FPWM = 1)

If the FPWM = 1, i.e. the FPWM pin is pulled high as when connected to  $V_{\text{CC}}$ , a series resistor in series with the output capacitor or the external ripple injection circuit must be selected such that sufficient ripple injection ( $> 25\text{mV}$ ) is ensured at the feedback pin FB. The ripple produced by  $R_{\text{ESR}}$  is proportional to the inductor current ripple, and therefore,  $R_{\text{ESR}}$  should be chosen for minimum inductor current ripple which occurs at minimum input voltage. The  $R_{\text{ESR}}$  is calculated by 式 17.

$$R_{\text{ESR}} \geq \frac{25 \text{ mV} \times V_{\text{O}}}{V_{\text{REF}} \times \Delta I_{\text{L, min}}} \quad (17)$$

With  $V_{\text{O}} = 12 \text{ V}$ ,  $V_{\text{REF}} = 2 \text{ V}$  and  $\Delta I_{\text{L, min}} = 81 \text{ mA}$  (at  $V_{\text{IN, min}} = 15 \text{ V}$ ) as calculated in 式 14, 式 17 requires an  $R_{\text{ESR}}$  greater than or equal to  $1.87 \Omega$ . Selecting  $R_4$  ( $R_{\text{ESR}} = 2 \Omega$ ) results in approximately  $700 \text{ mV}$  of maximum output voltage ripple at  $V_{\text{IN, max}}$ . However due to the internal DC Error correction loop, the load and line regulation will be much improved, despite the addition of a large  $R_{\text{ESR}}$  in the circuit. For applications which require even lower output voltage ripple, Type 2 or Type 3 ripple injection circuits must be used, as described in [Ripple Configuration](#). In this design example, with the FPWM = 1 (i.e. the FPWM pin is pulled up to  $V_{\text{CC}}$ ) a  $0 \Omega$  ESR resistor is selected and the external Type 3 ripple injection circuit is used.

#### 8.2.1.2.7 VCC and Bootstrap Capacitor

The VCC capacitor charges the bootstrap capacitor during the OFF-time of the high-side switch and powers internal logic circuits and the low side sync FET gate driver. The bootstrap capacitor biases the high-side gate driver during the high-side FET ON-time. A good value for C13 ( $C_{\text{VCC}}$ ) is  $1 \mu\text{F}$ . A good choice for C1 ( $C_{\text{BST}}$ ) is  $10 \text{ nF}$ . Both must be high quality X7R ceramic capacitors.

#### 8.2.1.2.8 Input Capacitor Selection

The input capacitor must be large enough to limit the input voltage ripple to an acceptable level. 式 18 provides the input capacitance  $C_{\text{IN}}$  required for a worst case input ripple of  $\Delta V_{\text{IN, ripple}}$ .

$$C_{\text{IN}} = \frac{I_{\text{O, max}} \times D \times (1 - D)}{\Delta V_{\text{IN, ripple}} \times F_{\text{SW}}} \quad (18)$$

$C_{\text{IN}}$  (C4, C6) supplies most of the switch current during the ON-time to limit the voltage ripple at the VIN pin. At maximum load current, when the buck switch turns on, the current into the VIN pin quickly increases to the valley current of the inductor ripple and then ramps up to the peak of the inductor ripple during the ON-time of the high-side FET. The average current during the ON-time is the output load current. For a worst-case calculation,  $C_{\text{IN}}$  must supply this average load current during the maximum ON-time, without letting the voltage at VIN drop more than the desired input ripple. For this design, the input voltage drop is limited to  $0.5 \text{ V}$  and the value of  $C_{\text{IN}}$  is calculated using 式 18.

Based on 式 18, the value of the input capacitor is calculated to be approximately  $1.68 \mu\text{F}$  at  $D = 0.5$ . Taking into account the decrease in capacitance over an applied voltage, two standard value ceramic capacitors of  $2.2 \mu\text{F}$  are selected for C4 and C6. The input capacitors should be rated for the maximum input voltage under all operating and transient conditions. A 100-V, X7R dielectric was selected for this design.

A third input capacitor C5 is needed in this design as a bypass path for the high frequency component of the input switching current. The value of C5 is  $0.1 \mu\text{F}$  and this bypass capacitor must be placed directly across VIN and PGND (pin 3 and 2) near the IC. The  $C_{\text{IN}}$  values and location are critical to reducing switching noise and transients.

#### 8.2.1.2.9 Soft-Start Capacitor Selection

The capacitor at the SS pin determines the soft-start time, that is the time for the output voltage to reach its final steady state value. The capacitor value is determined from 式 19:

$$C_{\text{SS}} = \frac{I_{\text{SS}} \times T_{\text{Startup}}}{V_{\text{SS}}} \quad (19)$$

With C9 (C<sub>SS</sub>) set at 22 nF and the V<sub>SS</sub> = 2 V, I<sub>SS</sub> = 10 μA, the T<sub>Startup</sub> should measure approximately 4 ms.

**8.2.1.2.10 EN/UVLO Resistor Selection**

The UVLO resistors R3 (R<sub>UV2</sub>) and R9 (R<sub>UV1</sub>) set the input undervoltage lockout threshold and hysteresis according to 式 20 and 式 21:


$$V_{IN(HYS)} = I_{UVLO(HYS)} \times R_{UV2} \tag{20}$$





and,

$$V_{IN,UVLO(rising)} = V_{UVLO(TH)} \left( 1 + \frac{R_{UV2}}{R_{UV1}} \right) \tag{21}$$

From the *Electrical Characteristics*, I<sub>UVLO(HYS)</sub> = 20 μA (typical). To design for V<sub>IN</sub> rising threshold (V<sub>IN, UVLO(rising)</sub>) at 15 V and EN/UVLO hysteresis of 1.5 V, 式 20 and 式 21 yield R<sub>UV1</sub> = 6.81 kΩ and R<sub>UV2</sub> = 75 kΩ . Selecting 1% standard value of R9 (R<sub>UV1</sub>) = 6.81 kΩ and R3 (R<sub>UV2</sub>) = 75 kΩ results in UVLO threshold (rising) and hysteresis of 14.9 V and 1.5 V respectively.

**8.2.1.3 Application Curves**






## 8.2.2 LM5161-Q1 Isolated Fly-Buck (36-V to 72-V Input, 12-V, 12-W Isolated Output)

A typical application example for an isolated Fly-Buck converter operates over an input voltage range of 36 V to 72 V. It provides a stable 12 V isolated output voltage with output power capability of 10 W. The complete schematic of the Fly-Buck application circuit is shown in [Figure 34](#).

LM5161-Q1

JAJSCF1A – AUGUST 2016 – REVISED NOVEMBER 2017

www.tij.co.jp



Copyright © 2016, Texas Instruments Incorporated

图 34. 12-V, 10-W Fly-Buck Schematic



### 8.2.2.1 LM5161-Q1 Fly-Buck Design Requirements

The LM5161-Q1 Fly-Buck application example is designed to operate from a nominal 48-V DC supply with line variations from 36-V to 72-V. This example provides a space-optimized and efficient 12-V isolated output solution with secondary load current capability from 0-A to 800 mA. The primary side remains unloaded in this application. The switching frequency is set at 300 kHz (nominal). This design achieves greater than 88% peak efficiency.

**表 5. Design Parameters**

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	36 V - 72 V
Isolated output	12 V (+/- 10%)
Isolated load current range (I <sub>ISO</sub> )	0-A to 0.8-A
Nominal switching frequency	300 KHz
Peak efficiency	~87%
Operation mode	FPWM = 1

### 8.2.2.2 Detailed Design Procedure

The Fly-Buck converter design procedure closely follows the buck converter design outlined in [LM5161-Q1 Synchronous Buck \(15-V to 95-V Input, 12-V Output, 1-A Load\)](#). The selection of primary output voltage, transformer turns ratio, rectifier diode, and output capacitors are covered here.

#### 8.2.2.2.1 Selection of V<sub>OUT</sub> and Turns Ratio

The primary output voltage in a Fly-Buck converter should be no more than one half of the minimum input voltage. Therefore, at the minimum V<sub>IN</sub> of 36 V, the primary output voltage ( V<sub>OUT</sub> ) should be no higher than 18 V. The isolated output voltage of V<sub>OUTISO</sub> in [Figure 34](#) is set at 12 V by selecting a transformer with a turns ratio (N<sub>1</sub>:N<sub>2</sub> :: N<sub>PRI</sub>:N<sub>SEC</sub>) of 1:1. Using this turns ratio, the required primary output voltage V<sub>OUT</sub> is calculated in [Equation 22](#):

$$V_{OUT} = \frac{V_{OUTISO} + V_{FD1}}{\frac{N_2}{N_1}} = \frac{V_{OUTISO} + 0.7V}{1} = 12.7V \quad (22)$$

The 0.7 V (V<sub>FD1</sub>) added to V<sub>OUTISO</sub> in [Equation 22](#) represents the forward voltage drop of the secondary rectifier diode. By setting the primary output voltage V<sub>OUT</sub> to 12.7-V by selecting the correct feedback resistors, the secondary voltage is regulated at 12-V nominally. Adjustment of the primary side V<sub>OUT</sub> may be required to compensate for voltage errors due to the leakage inductance of the transformer, the resistance of the transformer windings, the diode drop in the power path on the secondary side and the low-side FET of the LM5161-Q1.

#### 8.2.2.2.2 Secondary Rectifier Diode

The secondary side rectifier diode must block the maximum input voltage reflected at secondary side switch node. The minimum diode reverse voltage V<sub>(RD1)</sub> rating is given in [Equation 23](#):

$$V_{RD1} = V_{IN(max)} \times \frac{N_2}{N_1} + V_{OUTISO} = 72V \times 1 + 12V = 84V \quad (23)$$

A diode of 100-V or higher reverse voltage rating must be selected in this application. If the input voltage (V<sub>IN</sub>) has transients above the normal operating maximum input voltage of 72 V, then the worst-case transient input voltage must be used in the [Equation 23](#) while selecting the secondary side rectifier diode.

#### 8.2.2.2.3 External Ripple Circuit

The FPWM pin in the LM5161-Q1 should never be grounded or left open when used in a Fly-Buck application. Type 3 ripple circuit is required for Fly-Buck applications. Follow the design procedure used in the buck converter for selecting the Type 3 ripple injection components. See [Ripple Configuration](#) for ripple design information.


### 8.2.2.2.4 Output Capacitor (C<sub>VISO</sub>)


The Fly-Buck output capacitor conducts higher ripple current than a buck converter output capacitor. The ripple voltage across the isolated output capacitor is calculated based on the time the rectifier diode is off. During this time the entire output current is supplied by the output capacitor. The required capacitance for the worst-case ripple voltage can be calculated using 式 24 where, ΔV<sub>ISO</sub> is the expected ripple voltage at the secondary output.

$$C_{VISO} = \frac{I_{ISO}}{\Delta V_{ISO}} \left( \frac{V_{PRI}}{V_{IN(MIN)}} \right) \times \frac{1}{f_{sw}} \tag{24}$$

式 24 is an approximation and ignores the ripple components associated with ESR and ESL of the output capacitor. For a ΔV<sub>ISO</sub> = 100 mV, 式 24 requires C<sub>VISO</sub> = 11.12 μF. When selecting the C<sub>VISO</sub> output capacitors (C2 and C3 in the 图 34), the DC bias must be considered in order to ensure sufficient capacitance over the output voltage.

### 8.2.2.3 Application Curves





### 8.3 Do's and Don'ts

As mentioned earlier in [Soft-Start](#), the SS capacitor  $C_{SS}$ , must be more than 1 nF in both Buck and Fly-Buck applications. Apart from determining the startup time, this capacitor serves for the external compensation of the internal  $G_M$  error amplifier. A minimum value of 1 nF is necessary to maintain stability. The SS pin must not be left floating.

When the FPWM pin is shorted to ground or left unconnected, no external ripple injection is necessary in a Buck application. Should an external feedback ripple circuit be configured when FPWM = 0, it will produce higher ripple at the output.

Add a resistor ( $>3\Omega$ ) in series with the BST capacitor when using the part in FPWM = 0, as described in detail in [Forced Pulse Width Modulation \(FPWM\) Mode](#).

When configured as a Fly-Buck, the FPWM pin should always be connected to VCC. A Fly-Buck application must operate in the continuous conduction mode all the time in order to maintain adequate voltage regulation on the secondary side. FPWM = 0 is not a valid mode in the Fly-Buck application.

## 9 Power Supply Recommendations

The LM5161-Q1 is designed to operate with an input power supply capable of supplying a voltage range between 4.5 V and 100 V. The power supply should be well regulated and capable of supplying sufficient current to the regulator during the sync buck mode or the isolated Fly-Buck mode of operation. As in all DC/DC applications, the power supply source impedance must be small compared to the converter input impedance in order to maintain the stability of the converter.

If the LM5161-Q1 is used in a buck topology with low input supply voltage (4.5 V) and large load current (1 A), it is prudent to add a large electrolytic capacitor, in parallel the  $C_{IN}$  capacitors. The electrolytic capacitor will stabilize the input voltage to the IC and prevent droop or oscillation, over the entire load range. Also, it is necessary to add the electrolytic capacitor or a ceramic capacitor in series with appropriate ESR, parallel to the input capacitors  $C_{IN}$ , in order to dampen the input voltage spikes, as seen by the LM5161-Q1 when connected to a power supply with long power leads. These input voltage spikes can easily be twice the input voltage step amplitude and a damping capacitor is necessary to contain the input voltage to less than 100V in order to protect the LM5161-Q1.


## 10 Layout

### 10.1 Layout Guidelines

A proper layout is essential for optimum performance of the circuit. In particular, observe the following layout guidelines:

- $C_{IN}$ : The loop consisting of input capacitor ( $C_{IN}$ ), VIN pin, and PGND pin carries the switching current. Therefore, in the LM5161-Q1, the input capacitor must be placed close to the IC, directly across VIN and PGND pins, and the connections to these two pins should be direct to minimize the loop area. In general it is not possible to place all of input capacitances near the IC. However, a good layout practice includes placing the bulk capacitor as close as possible to the VIN pin (see [Figure 41](#)). When using the LM5161-Q1 HTSSOP-14 package, a bypass capacitor ( $C_{byp}$ ) measuring  $\sim 0.1 \mu\text{F}$  must be placed directly across VIN and PGND (pin 3 and 2), as close as possible to the IC while complying with all layout design rules.
- The  $R_{ON}$  resistor between the VIN and the RON pin and the SS capacitor should be placed as close as possible to their respective pins.
- $C_{VCC}$  and  $C_{BST}$ : The VCC and bootstrap (BST) bypass capacitors supply switching currents to the high-side and low-side gate drivers. These two capacitors should also be placed as close to the IC as possible, and the connecting trace lengths and the loop area must be kept at minimum (see [Figure 41](#)).
- The feedback trace carries the output voltage information and a small ripple component that is necessary for proper operation of the LM5161-Q1. Therefore, care must be taken while routing the feedback trace to avoid coupling any noise into this pin. In particular, the feedback trace must be short and not run close to magnetic components, or parallel to any other switching trace.
- In FPWM=1 mode, if a ripple injection circuit is being used for ripple generation at the FB pin, it is considered a good layout practice to lay out the feedback ripple injection DC trace and the  $V_{OUT}$  trace differentially. This scheme helps in reducing the scope for any noise injection at the FB pin.
- SW trace: The SW node switches rapidly between VIN and GND every cycle and is therefore a source of noise. The SW node area must be kept at minimum. In particular, the SW node should not be inadvertently connected to a copper plane or pour.

## 10.2 Layout Example



Copyright © 2016, Texas Instruments Incorporated

图 41. Typical Buck Layout Example

## 11 デバイスおよびドキュメントのサポート

### 11.1 デバイス・サポート

#### 11.1.1 開発サポート

##### 11.1.1.1 WEBENCH®ツールによるカスタム設計

[ここをクリック](#)すると、WEBENCH® Power Designerにより、LM5161-Q1デバイスを使用するカスタム設計を作成できます。

1. 最初に、入力電圧( $V_{IN}$ )、出力電圧( $V_{OUT}$ )、出力電流( $I_{OUT}$ )の要件を入力します。
2. オプティマイザのダイヤルを使用して、効率、占有面積、コストなどの主要なパラメータについて設計を最適化します。
3. 生成された設計を、テキサス・インスツルメンツが提供する他のソリューションと比較します。

WEBENCH Power Designerでは、カスタマイズされた回路図と部品リストを、リアルタイムの価格と部品の在庫情報と併せて参照できます。

ほとんどの場合、次の操作を実行可能です。

- 電氣的なシミュレーションを実行し、重要な波形と回路の性能を確認する。
- 熱シミュレーションを実行し、基板の熱特性を把握する。
- カスタマイズされた回路図やレイアウトを、一般的なCADフォーマットでエクスポートする。
- 設計のレポートをPDFで印刷し、同僚と設計を共有する。

WEBENCHツールの詳細は、[www.ti.com/WEBENCH](http://www.ti.com/WEBENCH)でご覧になれます。

### 11.2 関連資料

関連資料については、以下を参照してください。

- 『AN-2292 絶縁降圧(Fly-Buck)コンバータの設計』(SNVA647)
- 『CAN-1481 コンスタント・オンタイム方式のレギュレータ設計における出力リップルの制御とESRの独立性確保』(SNVA166)

### 11.3 商標

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.4 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com)のデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 11.5 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™オンライン・コミュニティ** TIのE2E ( *Engineer-to-Engineer* ) コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

**設計サポート** TIの設計サポート役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

### 11.6 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

## 11.7 Glossary



[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。これらの情報は、指定のデバイスに対して提供されている最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM5161QPWPRQ1	ACTIVE	HTSSOP	PWP	14	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	LM5161 QPWPQ1	
LM5161QPWPTQ1	ACTIVE	HTSSOP	PWP	14	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	LM5161 QPWPQ1	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5161QPWPRQ1	HTSSOP	PWP	14	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM5161QPWPTQ1	HTSSOP	PWP	14	250	178.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5161QPWPRQ1	HTSSOP	PWP	14	2500	356.0	356.0	36.0
LM5161QPWPTQ1	HTSSOP	PWP	14	250	208.0	191.0	35.0



4214867/A 09/2016

NOTES:

PowerPAD is a trademark of Texas Instruments.



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ and may not be present.

# EXAMPLE BOARD LAYOUT

PWP0014A

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



4214867/A 09/2016

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 ([www.ti.com/lit/slma002](http://www.ti.com/lit/slma002)) and SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).
9. Size of metal pad may vary due to creepage requirement.

# EXAMPLE STENCIL DESIGN

PWP0014A

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE  
 EXPOSED PAD  
 100% PRINTED SOLDER COVERAGE BY AREA  
 SCALE:10X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.53 X 3.64
0.125	3.155 X 3.255 (SHOWN)
0.15	2.88 X 2.97
0.175	2.67 X 2.75

4214867/A 09/2016

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated