







UCC27282

JAJSGJ6B - NOVEMBER 2018 - REVISED MAY 2022


UCC27282 クロス導通保護機能を搭載し、スイッチング損失が小さい 3A 120V ハーフブリッジ・ドライバ

1 特長

- ハイサイド / ローサイド構成の 2 つの N チャネル MOSFET を駆動
- 5V (標準値) の低電圧誤動作防止
- 入力インターロック
- イネーブル / ディスエーブル機能付き、DRC パッケー
- 16ns (標準値) の伝搬遅延
- 立ち上がり時間 12ns、立ち下がり時間 10ns (1.8nF 負荷時)
- 1ns (標準値) の遅延マッチング
- 入力の負電圧の絶対最大定格:-5V
- HS の負電圧の絶対最大定格:-14V
- ±3A のピーク出力電流
- 絶対最大ブート電圧:120V
- ディスエーブル時の低消費電流 (7µA)
- ブートストラップ・ダイオードを内蔵
- 接合部温度 -40℃~140℃で動作を規定

2 アプリケーション

- テレコムおよび商業用電源
- モータ・ドライブおよび電動工具
- 補助インバータ
- ハーフブリッジおよびフルブリッジ・コンバータ
- アクティブ・クランプ・フォワード・コンバータ
- 高電圧同期降圧コンバータ
- Class-D オーディオ・アンプ



3 概要

UCC27282 は、100V の最大スイッチ・ノード (HS) 電圧 定格を持つ堅牢な N チャネル MOSFET ドライバです。 ハーフブリッジまたは同期整流降圧構成に基づくトポロジ で 2 つの N チャネル MOSFET を制御できます。 UCC27282 はピーク・ソースおよびシンク電流が 3A であ り、プルアップおよびプルダウン抵抗も小さいため、 MOSFET のミラー・プラトー遷移中のスイッチング損失を 最小限に抑えて大電力 MOSFET を駆動できます。各入 力が電源電圧と無関係であるため、UCC27282 はアナロ グ・コントローラともデジタル・コントローラとも組み合わせて 使用できます。

入力ピンと HS ピンは大きな負の電圧に耐えられるため、 システムの堅牢性が強化されます。入力インターロックに より、ノイズの大きなアプリケーションにおいて、さらに堅牢 性とシステムの信頼性が向上します。イネーブルおよびデ ィスエーブル機能により、ドライバの消費電力を低減するこ とでシステムの柔軟性をさらに高めることができ、システム 内のフォルト・イベントに応答できます。5V UVLO により、 システムは低いバイアス電圧で動作できます。これは多く の高周波数アプリケーションに不可欠で、特定の動作モ ードでシステム効率を向上できます。伝搬遅延が短く、遅 延マッチング仕様によりデッドタイムの要件が最小化され るため、さらに効率が向上します。

ハイサイドとローサイド両方のドライバ段に低電圧誤動作 防止 (UVLO) 機能があり、VDD 電圧が指定のスレッショ ルドを下回ると、出力が強制的に LOW になります。内蔵 のブートストラップ・ダイオードにより、多くのアプリケーショ ンでは別の外付けダイオードが不要になるため、基板面 積の削減とシステム・コストの低減に役立ちます。 UCC27282 は小型のパッケージで供給されるため、高密 度の設計が可能です。

製品情報(1)

Section 113 The					
部品番号	パッケージ (サイズ)				
UCC27282	SON10 (3mm × 3mm)				
	SOIC8 (6mm × 5mm)				
	SON8 (4mm x 4mm)				
	SON10 (4mm × 4mm)				

利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。

アプリケーション概略図



Table of Contents

1 特長	1	7.4 Device Functional Modes	16
2 アプリケーション		8 Application and Implementation	
3 概要		8.1 Application Information	
4 Revision History		8.2 Typical Application	
5 Pin Configuration and Functions		9 Power Supply Recommendations	
6 Specifications		10 Layout	27
6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	
6.2 ESD Ratings		10.2 Layout Example	
6.3 Recommended Operating Conditions		11 Device and Documentation Support	
6.4 Thermal Information		11.1 Device Support	
6.5 Electrical Characteristics		11.2 Receiving Notification of Documentation Upda	
6.6 Switching Characteristics		11.3 サポート・リソース	28
6.7 Timing Diagrams		11.4 Trademarks	
6.8 Typical Characteristics		11.5 Electrostatic Discharge Caution	28
7 Detailed Description		11.6 Glossary	28
7.1 Overview		12 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram	13	Information	28
7.3 Feature Description			
4 Revision History			
Changes from Revision A (January 2020) t	o Revisior	в (May 2022)	Page
「製品情報」表に SON 8 ピン DRM および S	ON 10 ピン	DPR パッケージを追加	1

4 Revision History	
Changes from Revision A (January 2020) to Revision B (May 2022)	Page
「製品情報」表に SON 8 ピン DRM および SON 10 ピン DPR パッケージを追	:加1
· Added SON 8-Pin DRM and SON 10-pin DPR package images and update	ted the Pin Functions table3
· Added SON 8-pin DRM and SON 10-pin DPR packages to Thermal Inform	nation5
 Updated typcal peak pullup/pulldown current from +2.5A/-3.5A to ±3A in E 	Electrical Characteristics
 Updated I_{HBS} typical leakage to 5.0μA and test voltage from 110V to 100V 	' in Electrical Characteristics
Changes from Revision * (November 2018) to Revision A (January 2020)) Page
• 「製品情報」表に SOIC 8 ピン D パッケージを追加	1
• Added SOIC 8-Pin D package image and updated the Pin Functions table	3



5 Pin Configuration and Functions




図 5-1. DRC Package 10-Pin VSON With Exposed Thermal Pad Top View




図 5-3. DRM Package 8-Pin SON Top View




図 5-2. D Package 8-Pin SOIC Top View




図 5-4. DPR Package 10-Pin SON Top View

表 5-1. Pin Functions

	Р	IN			I/O ⁽¹⁾	DESCRIPTION			
Name	D	DRC	DRM	DPR	1,0(*)				
EN	n/a	6	n/a	n/a	I	Enable input. When this pin is pulled high, it will enable the driver. If left floating or pulled low, it will disable the driver. 1 nF filter capacitor is recommended for high-noise systems.			
НВ	2	3	2	2	Р	High-side bootstrap supply. The bootstrap diode is on-chip but the external bootstrap capacitor is required. Connect positive side of the bootstrap capacitor to this pin. Typic recommended value of HB bypass capacitor is 0.1 μF, This value primarily depends of the gate charge of the high-side MOSFET. When using external boot diode, connect cathode of the diode to this pin.			
HI	5	7	5	7	I	High-side input.			
НО	3	4	3	3	0	High-side output. Connect to the gate of the high-side power MOSFET or one end of external gate resistor, when used.			
HS	4	5	4	4	Р	High-side source connection. Connect to source of high-side power MOSFET. Connect negative side of bootstrap capacitor to this pin.			
LI	6	8	6	8	I	Low-side input			
LO	8	10	8	10	0	Low-side output. Connect to the gate of the low-side power MOSFET or one end of external gate resistor, when used.			
NC	n/a	2	n/a	5,6	_	Not connected internally.			
VDD	1	1	1	1	Р	Positive supply to the low-side gate driver. Decouple this pin to VSS. Typical decoupling capacitor value is 1 µF. When using an external boot diode, connect the anode to this pin.			
VSS	7	9	7	9	G	Negative supply terminal for the device which is generally the system ground.			
Thermal pad	n/a	-	-	-	_	Connect to a large thermal mass trace (generally IC ground plane) to improve thermal performance. This can only be electrically connected to VSS.			

(1) P = Power, G = Ground, I = Input, O = Output, I/O = Input/Output

6 Specifications

6.1 Absolute Maximum Ratings

All voltages are with respect to V_{ss} (1) (2)

			MIN	MAX	UNIT
V_{DD}	Supply voltage		-0.3	20	V
V _{EN} , V _{HI} , V _{LI}	Input voltages on EN, HI and LI		-5	20	V
V	Output voltage on LO	DC	-0.3	V _{DD} + 0.3	V
V_{LO}	Output voltage on LO	Pulses < 100 ns ⁽³⁾	-2	V _{DD} + 0.3	v
V _{HO}	Output voltage on HO	DC	V _{HS} - 0.3	V _{HB} + 0.3	V
VHO	Output voltage on no	Pulses < 100 ns ⁽³⁾	V _{HS} – 2	V _{HB} + 0.3	v
V	Voltage on US	DC	-10	100	V
V _{HS}	Voltage on HS	Pulses < 100 ns ⁽³⁾	-14	100	v
V _{HB}	Voltage on HB		-0.3	120	V
V _{HB-HS}	Voltage on HB with respect to HS		-0.3	20	V
TJ	Operating junction temperature		-40	150	°C
	Lead temperature (soldering, 10 sec.)			300	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) (3)	±2000	V
V _(ESD) Electrostatic discharge		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	5.5	12	16	V
V_{EN}, V_{HI}, V_{LI}	Input Voltage	0		V _{DD} +0.3	
V_{LO}	Low side output voltage	0		V _{DD} +0.3	
V _{HO}	High side output voltage	V _{HS}		V _{HB} +0.3	
V	Voltage on HS ⁽¹⁾	-8		100	V
V _{HS}	Voltage on HS (Pulses < 100 ns) ⁽¹⁾	-12		100]
V _{HB}	Voltage on HB	V _{HS} + 5.5		V _{HS} +16	V
V _{sr}	Voltage slew rate on HS			50	V/ns
T _J	Operating junction temperature	-40		140	°C

(1) V_{HB-HS} < 16V (Voltage on HB with respect to HS must be less than 16V)

⁽²⁾ All voltages are with respect to V_{ss}. Currents are positive into, negative out of the specified terminal.

⁽³⁾ Values are verified by characterization only.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽³⁾ Pins HS, HB and HO are rated at 500V HBM



6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	D	DRC	DRM	DPR	UNIT
		8 PINS	10 PINS	8 PINS	10 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	118.3	47.3	TBD	TBD	°C/W
R _θ JC(top)	Junction-to-case (top) thermal resistance	53.6	50.3	TBD	TBD	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	63.1	21.3	TBD	TBD	°C/W
ΨЈТ	Junction-to-top characterization parameter	10.7	1.0	TBD	TBD	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	62.1	21.2	TBD	TBD	°C/W
R _θ JC(bot)	Junction-to-case (bottom) thermal resistance	n/a	4.4	TBD	TBD	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

 $V_{DD} = V_{HB} = V_{EN} = 12 \text{ V}, V_{HS} = V_{SS} = 0 \text{ V}, \text{ No load on LO or HO, } T_{J} = -40^{\circ}\text{C} \text{ to } +140^{\circ}\text{C}, \text{ (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY (CURRENTS					
I _{DD}	VDD quiescent current	V _{LI} = V _{HI} = 0		0.3	0.4	mA
I _{DDO}	VDD operating current	f = 500 kHz, C _{LOAD} = 0		2.2	4.5	mA
I _{HB}	HB quiescent current	V _{LI} = V _{HI} = 0 V		0.2	0.4	mA
I _{HBO}	HB operating current	f = 500 kHz, C _{LOAD} = 0		2.5	4	mA
I _{HBS}	HB to VSS quiescent current	V _{HS} = V _{HB} = 100 V		5.0	50	μA
I _{HBSO}	HB to VSS operating current ⁽¹⁾	f = 500 kHz, C _{LOAD} = 0		0.1		mA
I _{DD_DIS}	I _{DD} when driver is disabled	V _{EN} = 0		7.0		μA
INPUT						
V _{HIT}	Input rising threshold		1.9	2.1	2.4	V
V_{LIT}	Input falling threshold		0.9	1.1	1.3	V
V _{IHYS}	Input voltage Hysteresis			1.0		V
R _{IN}	Input pulldown resistance		100	250	350	kΩ
ENABLE			'			
V _{EN}	Voltage threshold on EN pin to enable the driver			1.54	2.0	V
V_{DIS}	Voltage threshold on EN pin to disable the driver		0.7	1.21		V
V _{ENHYS}	Enable pin Hysteresis			0.3		V
R _{EN}	EN pin internal pull-down resistor			250		kΩ
T _{EN}	Time to enable the driver once the EN pin is pulled high	V _{EN} = 2V		18		μs
T _{DIS}	Time to disable the driver once the EN pin is pulled low	V _{EN} = 0V		1.5		μs
UNDERV	OLTAGE LOCKOUT PROTECTION (UVLO)					
V_{DDR}	VDD rising threshold		4.7	5.0	5.4	V
V_{DDF}	VDD falling threshold		4.2	4.5	4.9	V
V _{DDHYS}	VDD threshold hysteresis			0.5		V
V_{HBR}	HB rising threshold with respect to HS pin		3.3	3.7	4.4	V
V _{HBF}	HB falling threshold with respect to HS pin		3.0	3.3	4.1	V
V _{HBHYS}	HB threshold hysteresis			0.3		V



6.5 Electrical Characteristics (continued)

 $V_{DD} = V_{HB} = V_{EN} = 12 \text{ V}, V_{HS} = V_{SS} = 0 \text{ V}, \text{ No load on LO or HO, } T_{J} = -40^{\circ}\text{C} \text{ to } +140^{\circ}\text{C}, \text{ (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
воотѕ	TRAP DIODE					
V _F	Low-current forward voltage	I _{VDD-HB} = 100 μA		0.55	0.85	V
V _{FI}	High-current forward voltage	I _{VDD-HB} = 80 mA		0.88	1.0	V
R_D	Dynamic resistance, ΔV _F /ΔI	I _{VDD-HB} = 100 mA and 80 mA		1.5	2.5	Ω
LO GAT	TE DRIVER		'			
V_{LOL}	Low level output voltage	I _{LO} = 100 mA		0.085	0.4	V
V_{LOH}	High level output voltage	I_{LO} = -100 mA, V_{LOH} = $V_{DD} - V_{LO}$		0.13	0.42	V
	Peak pullup current ⁽¹⁾	V _{LO} = 0 V		3.0		Α
	Peak pulldown current ⁽¹⁾	V _{LO} = 12 V		3.0		Α
HO GA	TE DRIVER	·	'			
V _{HOL}	Low level output voltage	I _{HO} = 100 mA		0.1	0.4	V
V _{HOH}	High level output voltage	I_{HO} = -100 mA, V_{HOH} = V_{HB} - V_{HO}		0.13	0.42	V
	Peak pullup current ⁽¹⁾	V _{HO} = 0 V		3.0		Α
	Peak pulldown current (1)	V _{HO} = 12 V		3.0		Α

⁽¹⁾ Parameter not tested in production


6.6 Switching Characteristics


 $V_{DD} = V_{HB} = 12 \text{ V}, V_{HS} = V_{SS} = 0 \text{ V}, \text{ No load on LO or HO}, T_{J} = -40^{\circ}\text{C} \text{ to } +140^{\circ}\text{C}, \text{ (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PROPAG	GATION DELAYS		-			
t _{DLFF}	V_{LI} falling to V_{LO} falling	See セクション 6.7		16	30	ns
t _{DHFF}	V _{HI} falling to V _{HO} falling	See セクション 6.7		16	30	ns
t _{DLRR}	V _{LI} rising to V _{LO} rising	See セクション 6.7		16	30	ns
t _{DHRR}	V _{HI} rising to V _{HO} rising	See セクション 6.7		16	30	ns
DELAY I	MATCHING					
t _{MON}	From LO being ON to HO being OFF	See セクション 6.7		1	7	ns
t _{MOFF}	From LO being OFF to HO being ON	See セクション 6.7		1	7	ns
OUTPUT	RISE AND FALL TIME		'			
t _R	LO, HO rise time	C _{LOAD} = 1800 pF, 10% to 90%		12		ns
t _F	LO, HO fall time	C _{LOAD} = 1800 pF, 90% to 10%		10		ns
t _R	LO, HO (3 V to 9 V) rise time	C _{LOAD} = 0.1 µF, 30% to 70%		0.33	0.6	μs
t _F	LO, HO (3 V to 9 V) fall time	C _{LOAD} = 0.1 μF, 70% to 30%		0.23	0.6	μs
MISCEL	LANEOUS		•			
T _{PW,min}	Minimum input pulse width that changes the output			20		ns
	Bootstrap diode turnoff time ⁽¹⁾	I _F = 20 mA, I _{REV} = 0.5 A		50		ns

(1) Parameter not tested in production


6.7 Timing Diagrams







6.8 Typical Characteristics

Unless otherwise specified $V_{VDD}=V_{HB}=12 \text{ V}, V_{HS}=V_{VSS}=0 \text{ V}, \text{ No load on outputs}$






























7 Detailed Description

7.1 Overview

The UCC27282 is a high-voltage gate driver designed to drive both the high-side and the low-side N-channel FETs in a synchronous buck or a half-bridge configurations. The two outputs are independently controlled with two TTL-compatible input signals. The device can also work with CMOS type control signals at its inputs as long as signals meet turn-on and turn-off threshold specifications of the UCC27282. The floating high-side driver is capable of working with HS voltage up to 100 V with respect to VSS. A 100 V bootstrap diode is integrated in the UCC27282 device to charge high-side gate drive bootstrap capacitor. A robust level shifter operates at high speed while consuming low power and provides clean level transitions from the control logic to the high-side gate driver. Undervoltage lockout (UVLO) is provided on both the low-side and the high-side power rails. EN pin is provided (in DRC packaged parts) to enable or disable the driver. The driver also has input interlock functionality, which shuts off both the outputs when the two inputs overlap.

7.2 Functional Block Diagram



Copyright © 2018, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Enable

The device in DRC package has an enable (EN) pin. The outputs will be active only if the EN pin voltage is above the threshold voltage. Outputs will be held low if EN pin is left floating or pulled-down to ground. An internal 250 k Ω resistor connects EN pin to VSS pin. Thus, leaving the EN pin floating disables the device. Externally pulling EN pin to ground shall also disable the device. If the EN pin is not used, then it is recommended to connect it to VDD pin. If a pull-up resistor needs to be used then a strong pull-up resistor is recommended. For 12V supply voltage, a $10k\Omega$ pull-up is suggested. In noise prone application, a small filter capacitor, 1nF, should be connected from the EN pin to VSS pin as close to the device as possible. An analog or a digital controller output pin could be connected to EN pin to enable or disable the device. Built-in hysteresis helps prevent any nuisance tripping or chattering of the outputs.

7.3.2 Start-up and UVLO

Both the high-side and the low-side driver stages include UVLO protection circuitry which monitors the supply voltage (V_{DD}) and the bootstrap capacitor voltage (V_{HB-HS}). The UVLO circuit inhibits each output until sufficient supply voltage is available to turn on the external MOSFETs. The built-in UVLO hysteresis prevents chattering during supply voltage variations. When the supply voltage is applied to the VDD pin of the device, both the outputs are held low until VDD exceeds the UVLO threshold, typically 5 V. Any UVLO condition on the bootstrap capacitor (V_{HB-HS}) disables only the high- side output (HO).

表 7-1. VDD UVLO Logic Operation

Condition ($V_{HB-HS} > V_{HBR}$ and $V_{EN} > Enable Threshold$)	Н	LI	НО	LO
	Н	L	L	L
V _{DD} -V _{SS} < V _{DDR} during device start-up	L	Н	L	L
	Н	Н	L	L
	L	L	L	L
V _{DD} -V _{SS} < V _{DDR} – V _{DDH} after device start-up	Н	L	L	L
	L	Н	L	L
	Н	Н	L	L
	L	L	L	L

表 7-2. HB UVLO Logic Operation

Condition (V _{DD} > V _{DDR} and V _{EN} > Enable Threshold)	HI	LI	НО	LO
	Н	L	L	L
V V during device start up	L	Н	L	Н
V _{HB-HS} < V _{HBR} during device start-up	Н	Н	L	L
	L	L	L	L
	Н	L	L	L
V _{HB-HS} < V _{HBR} – V _{HBH} after device start-up	L	Н	L	Н
	Н	Н	L	L
	L	L	L	L

7.3.3 Input Stages and Interlock

The two inputs operate independently, with an exception that both outputs will be pulled low when both inputs are high or overlap. The independence allows for full control of two outputs compared to the gate drivers that have a single input. The device has input interlock or cross-conduction protection. Whenever both the inputs are high, the internal logic turns both the outputs off. Once the device is in shoot-through mode, when one of the inputs goes low, the outputs follow the input logic. There is no other fixed time de-glitch filter implemented in the device and therefore propagation delay and delay matching are not sacrificed. In other words, there is no built-in dead-time due to the interlock feature. Any noise on the input that could cause the output to shoot-through will be filtered by this feature and the system stays protected. Because the inputs are independent of supply voltage,

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

they can be connected to outputs of either digital controller or analog controller. Inputs can accept wide slew rate signals and input can withstand negative voltage to increase the robustness. Small filter at the inputs of the driver further improves system robustness in noise prone applications. The inputs have internal pull down resistors with typical value of 250 k Ω . Thus, when the inputs are floating, the outputs are held low.




図 7-1. Interlock or Input Shoot-through Protection

7.3.4 Level Shifter

The level shift circuit is the interface from the high-side input, which is a VSS referenced signal, to the high-side driver stage which is referenced to the switch node (HS pin). The level shift allows control of the HO output which is referenced to the HS pin. The delay introduced by the level shifter is kept as low as possible and therefore the device provides excellent propagation delay characteristic and delay matching with the low-side driver output. Low delay matching allows power stages to operate with less dead time. The reduction in dead-time is very important in applications where high efficiency is required.

7.3.5 Output Stage

The output stages are the interface from level shifter output to the power MOSFETs in the power train. High slew rate, low resistance, and high peak current capability of both outputs allow for efficient switching of the power MOSFETs. The low-side output stage is referenced to VSS and the high-side is referenced to HS. The device output stages are robust to handle harsh environment, such as -2 V transient for 100 ns. The device can also sustain positive transients on the outputs. The device output stages feature a pull-up structure which delivers the highest peak source current when it is most needed, during the Miller plateau region of the power switch turn on transition. The output pull-up and pull-down structure of the device is totem pole NMOS-PMOS structure.

7.3.6 Negative Voltage Transients

In most applications, the body diode of the external low-side power MOSFET clamps the HS node to ground. In some situations, board capacitances and inductances can cause the HS node to transiently swing several volts below ground, before the body diode of the external low-side MOSFET clamps this swing. When used in conjunction with the UCC27282, the HS node can swing below ground as long as specifications are not violated and conditions mentioned in this section are followed.

HS must always be at a lower potential than HO. Pulling HO more negative than specified conditions can activate parasitic transistors which may result in excessive current flow from the HB supply. This may result in damage to the device. The same relationship is true with LO and VSS. If necessary, a Schottky diode can be placed externally between HO and HS or LO and VSS to protect the device from this type of transient. The diode must be placed as close to the device pins as possible in order to be effective.

Ensure that the HB to HS operating voltage is 16 V or less. Hence, if the HS pin transient voltage is -5 V, then VDD (and thus HB) is ideally limited to 11 V to keep the HB to HS voltage below 16 V. Generally when HS swings negative, HB follows HS instantaneously and therefore the HB to HS voltage does not significantly overshoot.

Low ESR bypass capacitors from HB to HS and from VDD to VSS are essential for proper operation of the gate driver device. The capacitor should be located at the leads of the device to minimize series inductance. The peak currents from LO and HO can be quite large. Any series inductances with the bypass capacitor causes voltage ringing at the leads of the device which must be avoided for reliable operation.

Based on application board design and other operating parameters, along with HS pin, other pins such as inputs, HI and LI, might also transiently swing below ground. To accommodate such operating conditions UCC27282 input pins are capable of handling absolute maximum of -5V. As explained earlier, based on the layout and other design constraints, some times the outputs, HO and LO, might also see transient voltages for short durations. Therefore, UCC27282 gate drivers can also handle -2 V 100 ns transients on output pins, HO and LO.

7.4 Device Functional Modes

When the device is enabled, the device operates in normal mode and UVLO mode. See $\forall \mathcal{D} \forall \exists \mathcal{V} \exists \mathcal{V} \forall \exists \mathcal{V} \exists \mathcal{V$

	20. of imparaupat Logic in Normal mode of operation											
EN	HI	LI	HO ⁽¹⁾	LO ⁽²⁾								
	Н	Н	L	L								
	L	Н	L	L								
L	Н	L	L	L								
	L	L	L	L								
	Н	Н	L	L								
н	L	Н	L	Н								
"	Н	L	Н	L								
	L	L	L	L								
	Floating	L	L	L								
н	Floating	Н	L	Н								
п	L	Floating	L	L								
	Н	Floating	Н	L								
Floating	Floating	Floating	L	L								

表 7-3. Input/Output Logic in Normal Mode of Operation

(1) HO is measured with respect to HS

(2) LO is measured with respect to VSS



8 Application and Implementation

Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

Most electronic devices and applications are becoming more and more power hungry. These applications are also reducing in overall size. One way to achieve both high power and low size is to improve the efficiency and distribute the power loss optimally. Most of these applications employ power MOSFETs and they are being switched at higher and higher frequencies. To operate power MOSFETs at high switching frequencies and to reduce associated switching losses, a powerful gate driver is employed between the PWM output of controller and the gates of the power semiconductor devices, such as power MOSFETs, IGBTs, SiC FETs, and GaN FETs. Many of these applications require proper UVLO protection so that power semiconductor devices are turned ON and OFF optimally. Also, gate drivers are indispensable when it is impossible for the PWM controller to directly drive the gates of the switching devices. With the advent of digital power, this situation is often encountered because the PWM signal from the digital controller is often a 3.3-V logic signal which cannot effectively turn on a power switch. A level-shift circuit is needed to boost the 3.3-V signal to the gate-drive voltage (such as 12 V or 5 V) in order to fully turn-on the power device, minimize conduction losses, and minimize the switching losses. Traditional buffer drive circuits based on NPN/PNP bipolar transistors in totem-pole arrangement prove inadequate with digital power because they lack level-shifting capability and under voltage lockout protection. Gate drivers effectively combine both the level-shifting and buffer-drive functions. Gate drivers also solve other problems such as minimizing the effect of high-frequency switching noise (by placing the high-current driver device physically close to the power switch), driving gate-drive transformers and controlling floating power device gates. This helps reduce power dissipation and thermal stress in controllers by moving gate charge power losses from the controller IC to the gate driver.

UCC27282 gate drivers offer high voltage (100 V), small delays (16 ns), and good driving capability (±3-A) in a single device. The floating high-side driver is capable of operating with switch node voltages up to 100 V. This allows for N-channel MOSFETs control in half-bridge, full-bridge, synchronous buck, synchronous boost, and active clamp topologies. UCC27282 gate driver IC also has built-in bootstrap diode to help power supply designers optimize PWB area and to help reduce bill of material cost in most applications. The driver has an enable/disable functionality to be used in applications where driver needs to be enabled or disabled based on fault condition in other parts of the circuit. Interlock functionality of the device is very useful in applications where overall reliability of the system is of utmost criteria and redundant protection is desired. Each channel is controlled by its respective input pins (HI and LI), allowing flexibility to control ON and OFF state of the output. Both the outputs are forced OFF when the two inputs overlap.

Switching power devices such as MOSFETs have two main loss components; switching losses and conduction losses. Conduction loss is dominated by current through the device and ON resistance of the device. Switching losses are dominated by gate charge of the switching device, gate voltage of the switching device, and switching frequency. Applications where operating switching frequency is very high, the switching losses start to significantly impact overall system efficiency. In such applications, to reduce the switching losses it becomes essential to reduce the gate voltage. The gate voltage is determined by the supply voltage the gate driver ICs, therefore, the gate driver IC needs to operate at lower supply voltage in such applications. UCC27282 gate driver has typical UVLO level of 5V and therefore, they are perfectly suitable for such applications. There is enough UVLO hysteresis provided to avoid any chattering or nuisance tripping which improves system robustness.



8.2 Typical Application




図 8-1. Typical Application

8.2.1 Design Requirements

Table below lists the system parameters. UCC27282 needs to operate satisfactorily in conjunction with them.

Parameter Value MOSFET CSD19535KTT Maximum Bus/Input Voltage, Vin 75V 7V Operating Bias Votage, VDD Switching Frequency, Fsw 300kHz Total Gate Charge of FET at given VDD, QG 52nC MOSFET Internal Gate Resistance, R_{GFET Int} 1.4 Maximum Duty Cycle, D_{Max} 0.5 Gate Driver UCC27282

表 8-1. Design Requirements

8.2.2 Detailed Design Procedure

8.2.2.1 Select Bootstrap and VDD Capacitor

The bootstrap capacitor must maintain the V_{HB-HS} voltage above the UVLO threshold for normal operation. Calculate the maximum allowable drop across the bootstrap capacitor, ΔV_{HB} , with \pm 1.

$$\Delta V_{HB} = V_{DD} - V_{DH} - V_{HBL}
= (7 V - 1 V - (4.4 V - 0.37 V)) = 1.97 V$$
(1)

where

- V_{DD} is the supply voltage of gate driver device
- ullet V_{DH} is the bootstrap diode forward voltage drop
- V_{HBL} is the HB falling threshold (V_{HBR(max)} V_{HBH})

www.tij.co.jp

In this example the allowed voltage drop across bootstrap capacitor is 1.97 V.

It is generally recommended that ripple voltage on both the bootstrap capacitor and VDD capacitor should be minimized as much as possible. Many of commercial, industrial, and automotive applications use ripple value of 0.5 V.

Use 式 2 to estimate the total charge needed per switching cycle from bootstrap capacitor.

$$Q_{\text{TOTAL}} = Q_{\text{G}} + I_{\text{HBS}} \times \left(\frac{D_{\text{MAX}}}{f_{\text{SW}}}\right) + \left(\frac{I_{\text{HB}}}{f_{\text{SW}}}\right)$$

$$= 52 \text{ nC} + 0.083 \text{ nC} + 1.33 \text{ nC} = 53.41 \text{ nC}$$
(2)

where

- Q_G is the total MOSFET gate charge
- I_{HBS} is the HB to VSS leakage current from datasheet
- D_{Max} is the converter maximum duty cycle
- I_{HB} is the HB quiescent current from the datasheet

The caculated total charge is 53.41 nC.

Next, use 式 3 to estimate the minimum bootstrap capacitor value.

$$C_{\text{BOOT (min)}} = \frac{Q_{\text{TOTAL}}}{\Delta V_{\text{HB}}} = \frac{53.41 \text{ nC}}{1.97 \text{ V}} = 27.11 \text{ nF}$$
 (3)

The calculated value of minimum bootstrap capacitor is 27.11 nF. It should be noted that, this value of capacitance is needed at full bias voltage. In practice, the value of the bootstrap capacitor must be greater than calculated value to allow for situations where the power stage may skip pulse due to various transient conditions. It is recommended to use a 100-nF bootstrap capacitor in this example. It is also recommenced to include enough margin and place the bootstrap capacitor as close to the HB and HS pins as possible. Also place a small size, 0402, low value, 1000 pF, capacitor to filter high frequency noise, in parallel with main bypass capacitor.

For this application, choose a C_{BOOT} capacitor that has the following specifications: 0.1 μ F, 25 V, X7R

As a general rule the local VDD bypass capacitor must be greater than the value of bootstrap capacitor value (generally 10 times the bootstrap capacitor value). For this application choose a C_{VDD} capacitor with the following specifications: 1 µF, 25 V, X7R

C_{VDD} capacitor is placed across VDD and VSS pin of the gate driver. Similar to bootstrap capacitors, place a small size and low value capacitor in parallel with the main bypass capacitor. For this application, choose 0402, 1000 pF, capacitance in parallel with main bypass capacitor to filter high frequency noise.

The bootstrap and bias capacitors must be ceramic types with X7R dielectric or better. Choose a capacitor with a voltage rating at least twice the maximum voltage that it will be exposed to. Choose this value because most ceramic capacitors lose significant capacitance when biased. This value also improves the long term reliability of the system.

8.2.2.2 Estimate Driver Power Losses

The total power loss in gate driver device such as the UCC27282 is the summation of the power loss in different functional blocks of the gate driver device. These power loss components are explained in this section.

式 4 describes how quiescent currents (I_{DD} and I_{HB}) affect the static power losses, P_{QC}.

$$P_{QC} = (V_{DD} \times I_{DD}) + (V_{DD} - V_{DH}) \times I_{HB}$$

= 7 V × 0.4 mA + 6 V × 0.4 mA = 5.2 mW (4)

it is not shown here, but for better approximation, add no load operating current, IDDO and IHBO in above equation.

Copyright © 2022 Texas Instruments Incorporated

2. 式 5 shows how high-side to low-side leakage current (I_{HBS}) affects level-shifter losses (P_{IHBS}).

$$P_{IHBS} = V_{HB} \times I_{HBS} \times D = 82 \text{ V} \times 50 \,\mu\text{A} \times 0.5 = 2.05 \,\text{mW}$$
 (5)

where

- · D is the high-side MOSFET duty cycle
- V_{HB} is the sum of input voltage and voltage across bootstrap capacitor.
- 3. 式 6 shows how MOSFETs gate charge (Q_G) affects the dynamic losses, P_{QG}.

$$P_{QG} = 2 \times V_{DD} \times Q_G \times f_{SW} \times \frac{R_{GD_R}}{R_{GD_R} + R_{GATE} + R_{GFET (int)}}$$

$$= 2 \times 7 \text{ V} \times 52 \text{ nC} \times 300 \text{ kHz} \times 0.74 = 0.16 \text{ W}$$
(6)

where

- Q_G is the total MOSFET gate charge
- f_{SW} is the switching frequency
- R_{GD R} is the average value of pullup and pulldown resistor
- R_{GATE} is the external gate drive resistor
- R_{GFET(int)} is the power MOSFETs internal gate resistor

Assume there is no external gate resistor in this example. The average value of maximum pull-up and pull down resistance of the driver output section is approximately 4 Ω . Substitute the application values to calculate the dynamic loss due to gate charge, which is 160 mW here.

4. 式 7 shows how parasitic level-shifter charge (Q_P) on each switching cycle affects dynamic losses, (P_{LS}) during high-side switching.

$$P_{LS} = V_{HB} \times Q_P \times f_{SW} \tag{7}$$

For this example and simplicity, it is assumed that value of parasitic charge Q_P is 1 nC. Substituting values results in 24.6 mW as level shifter dynamic loss. This estimate is very high for level shifter dynamic losses.

The sum of all the losses is 191.85 mW as a total gate driver loss. As shown in this example, in most applications the dynamic loss due to gate charge dominates the total power loss in gate driver device. For gate drivers that include bootstrap diode, one should also estimate losses in bootstrap diode. Diode forward conduction loss is computed as product of average forward voltage drop and average forward current.

式 8 estimates the maximum allowable power loss of the device for a given ambient temperature.

$$P_{MAX} = \frac{(T_J - T_A)}{R_{\theta JA}}$$
(8)

where

- P_{MAX} is the maximum allowed power dissipation in the gate driver device
- T_J is the recommended maximum operating junction temperature
- T_A is hte ambient temperature of the gate driver device
- R_{B.IA} is the junction-to-ambient thermal resistance

To better estimate the junction temperature of the gate driver device in the application, it is recommended to first accurately measure the case temperature and then determine the power dissipation in a given application. Then use ψ_{JT} to calculate junction temperature. After estimating junction temperature and measuring ambient temperature in the application, calculate $\theta_{JA(effective)}$. Then, if design parameters (such as the value of an external gate resistor or power MOSFET) change during the development of the project, use $\theta_{JA(effective)}$ to estimate how these changes affect junction temperature of the gate driver device.

For detailed information regarding the thermal information table, please refer to the *Semiconductor and Device Package Thermal Metrics* application report.

8.2.2.3 Selecting External Gate Resistor

In high-frequency switching power supply applications where high-current gate drivers such as the UCC27282 are used, parasitic inductances, parasitic capacitances and high-current loops can cause noise and ringing on the gate of power MOSFETs. Often external gate resistors are used to damp this ringing and noise. In some applications the gate charge, which is load on gate driver device, is significantly larger than gate driver peak output current capability. In such applications external gate resistors can limit the peak output current of the gate driver. It is recommended that there should be provision of external gate resistor whenever the layout or application permits.

Use 式 9 to calculate the driver high-side pull-up current.

$$I_{OHH} = \frac{V_{DD} - V_{DH}}{R_{HOH} + R_{GATE} + R_{GFET(int)}}$$
(9)

where

- I_{OHH} is the high-side, peak pull-up current
- V_{DH} is the bootstrap diode forward voltage drop
- R_{HOH} is the gate driver internal high-side pull-up resistor. Value either directly provided in datasheet or can be calculated from test conditions (R_{HOH} = V_{HOH}/I_{HO})
- R_{GATE} is the external gate resistance connected between driver output and power MOSFET gate
- R_{GFET(int)} is the MOSFET internal gate resistance provided by MOSFET datasheet

Use 式 10 to calculate the driver high-side sink current.

$$I_{OLH} = \frac{V_{DD} - V_{DH}}{R_{HOL} + R_{GATE} + R_{GFET(int)}}$$
(10)

where

R_{HOI} is the gate driver internal high-side pull-down resistance

Use 式 11 to calculate the driver low-side source current.

$$I_{OHL} = \frac{V_{DD}}{R_{LOH} + R_{GATE} + R_{GFET(int)}}$$
(11)

where

R_{I OH} is the gate driver internal low-side pull-up resistance

Use 式 12 to calculate the driver low-side sink current.

$$I_{OLL} = \frac{V_{DD}}{R_{LOL} + R_{GATE} + R_{GFET(int)}}$$
(12)

where

- R_{LOL} is the gate driver internal low-side pull-down resistance

Both high and low-side channels of the gate driver have a peak current rating of ±3 A. These equations help reduce the peak current if needed. To establish different rise time value compared to fall time value, external gate resistor can be anti-paralleled with diode-resistor combination as shown in \boxtimes 8-1. Generally selecting an optimal value or configuration of external gate resistor is an iterative process. For additional information on selecting external gate resistor please refer to External Gate Resistor Design Guide for Gate Drivers

8.2.2.4 Delays and Pulse Width

The total delay encountered in the PWM, driver and power stage need to be considered for a number of reasons, primarily delay in current limit response. Also to be considered are differences in delays between the drivers which can lead to various concerns depending on the topology. The synchronous buck topology switching requires careful selection of dead-time between the high-side and low-side switches to avoid cross conduction as well as excessive body diode conduction.

Bridge topologies can be affected by a volt-second imbalance on the transformer if there is imbalance in the high-side and low-side pulse widths in any operating condition. The UCC27282 device has maximum propagation delay, across process, and temperature variation, of 30 ns and delay matching of 7 ns, which is one of the best in the industry.

Narrow input pulse width performance is an important consideration in gate driver devices, because output may not follow input signals satisfactorily when input pulse widths are very narrow. Although there may be relatively wide steady state PWM output signals from controller, very narrow pulses may be encountered under following operating conditions.

- · soft-start period
- large load transients
- · short circuit conditions

These narrow pulses appear as an input signal to the gate driver device and the gate driver device need to respond properly to these narrow signals.

⊠ 8-2 shows that the UCC27282 device produces reliable output pulse even when the input pulses are very narrow and bias voltages are very low. The propagation delay and delay matching do not get affected when the input pulse width is very narrow.




図 8-2. Input and Output Pulse Width

8.2.2.5 External Bootstrap Diode

The UCC27282 incorporates the bootstrap diode necessary to generate the high-side bias for HO to work satisfactorily. The characteristics of this diode are important to achieve efficient, reliable operation. The characteristics to consider are forward voltage drop and dynamic resistance. Generally, low forward voltage drop diodes are preferred for low power loss during charging of the bootstrap capacitor. The device has a boot diode forward voltage drop rated at 0.85 V and dynamic resistance of 1.5 Ω for reliable charge transfer to the bootstrap capacitor. The dynamic characteristics to consider are diode recovery time and stored charge. Diode recovery times that are specified without operating conditions, can be misleading. Diode recovery times at no forward current (I_F) can be noticeably less than with forward current applied. The UCC27282 boot diode recovery is specified as 50 ns at I_F = 20 mA, I_{REV} = 0.5 A. Dynamic impedance of UCC27282 bootstrap diode naturally limits

Submit Document Feedback

the peak forward current and prevents any damage if repetitive peak forward current pulses exist in the system for most applications.

In applications where switching frequencies are very high, for example in excess of 1 MHz, and the low-side minimum pulse widths are very small, the diode peak forward current could be very high and peak reverse current could also be very high, specifically if high bootstrap capacitor value has been chosen. In such applications it might be advisable to use external Schottkey diode as bootstrap diode. It is safe to at least make a provision for such diode on the board if possible.

8.2.2.6 VDD and Input Filter

Some switching power supply applications are extremely noisy. Noise may come from ground bouncing and ringing at the inputs, (which are the HI and LI pins of the gate driver device). To mitigate such situations, the UCC27282 offers both negative input voltage handling capability and wide input threshold hysteresis. If these features are not enough, then the application might need an input filter. Small filter such as $10-\Omega$ resistor and 47- pF capacitor might be sufficient to filter noise at the inputs of the gate driver device. This RC filter would introduce delay and therefore need to be considered carefully. High frequency noise on bias supply can cause problems in performance of the gate driver device. To filter this noise it is recommended to use $1-\Omega$ resistor in series with VDD pin as shown in \boxtimes 8-1. This resistor also acts as a current limiting element. In the event of short circuit on the bias rail, this resistor opens up and prevents further damage. This resistor can also be helpful in debugging the design during development phase.

8.2.2.7 Transient Protection

As mentioned in previous sections, high power high switching frequency power supplies are inherently noisy. High dV/dt and dI/dt in the circuit can cause negative voltage on different pins such as HO, LO, and HS. The device tolerates negative voltage on all of these pins as mentioned in specification tables. If parasitic elements of the circuit cause very large negative swings, circuit might require additional protection. In such cases fast acting and low leakage type Schottky diode should be used. This diode must be placed as close to the gate driver device pin as possible for it to be effective in clamping excessive negative voltage on the gate driver device pin. Sometimes a small resistor, (for example 2 Ω , in series with HS pin) is also effective in improving performance reliability. To avoid the possibility of driver device damage due to over-voltage on its output pins or supply pins, low leakage Zener diode can be used. A 15-V Zener diode is often sufficient to clamp the voltage below the maximum recommended value of 16 V.


8.2.3 Application Curves

To minimize the switching losses in power supplies, turn-ON and turn-OFF of the power MOSFETs need to be as fast as possible. Higher the drive current capability of the driver, faster the switching. Therefore, the UCC27282 is designed with high drive current capability and low resistance of the output stages. One of the common way to test the drive capability of the gate driver device , is to test it under heavy load. Rise time and fall time of the outputs would provide idea of drive capability of the gate driver device. There must not be any resistance in this test circuit. \boxtimes 8-3 and \boxtimes 8-4 shows rise time and fall time of HO respectively of UCC27282. \boxtimes 8-5 and \boxtimes 8-6 shows rise time and fall time of LO respectively of UCC27282. For accuracy purpose, the VDD and HB pin of the gate driver device were connected together. HS and VSS pins are also connected together for this test.


Peak current capability can be estimated using the fastest dV/dt along the rise and fall curve of the plot. This method is also useful in comparing performance of two or more gate driver devices.

図 8-8 shows propagation delay and delay matching of UCC27282. In many switching power supply applications input signals to the gate driver have large amplitude high frequency noise. If there is no filter employed at the input, then there is a possibility of false signal passing through the gate driver and causing shoot-through on the output. UCC27282 prevents such shoot-through. If two inputs are high at the same time, UCC27282 shuts both the outputs off. 図 8-9 shows interlock feature of UCC27282 and 図 8-10 shows input negative voltage handling capability of UCC27282.





www.tij.co.jp



9 Power Supply Recommendations

The recommended bias supply voltage range for UCC27282 is from 5.5 V to 16 V. The lower end of this range is governed by the internal under voltage-lockout (UVLO) protection feature, 5 V typical, of the V_{DD} supply circuit block. The upper end of this range is driven by the 16-V recomended maximum voltage rating of the V_{DD} . It is recommended that voltage on VDD pin should be lower than maximum recommended voltage. In some transient condition it is not possible to keep this voltage below recommended maximum level and therefore absolute maximum voltage rating of the UCC27282 is 20 V.

The UVLO protection feature also involves a hysteresis function. This means that once the device is operating in normal mode, if the V_{DD} voltage drops, the device continues to operate in normal mode as far as the voltage drop do not exceeds the hysteresis specification, V_{DDHYS} . If the voltage drop is more than hysteresis specification, the device shuts down. Therefore, while operating at or near the 5.5-V range, the voltage ripple on the auxiliary power supply output should be smaller than the hysteresis specification of UCC27282 to avoid triggering device shutdown.

A local bypass capacitor should be placed between the VDD and GND pins. This capacitor should be located as close to the device as possible. A low ESR, ceramic surface mount capacitor is recommended. It is recommended to use two capacitors across VDD and GND: a low capacitance ceramic surface-mount capacitor for high frequency filtering placed very close to VDD and GND pin, and another high capacitance value surface-mount capacitor for device bias requirements. In a similar manner, the current pulses delivered by the HO pin are sourced from the HB pin. Therefore, two capacitors across the HB to HS are recommended. One low value small size capacitor for high frequency filtering and another one high capacitance value capacitor to deliver HO pulses.

UCC27282 has enable/disable functionality through EN pin. Therefore, signal at the EN pin should be as clean as possible. If EN pin is not used, then it is recommended to connect the pin to VDD pin. If EN pin is pulled up through a resistor, then the pull-up resistor needs to be strong. In noise prone applications, it is recommended to filter the EN pin with small capacitor, such as X7R 0402 1nF.

In power supplies where noise is very dominant and there is space on the PWB (Printed Wiring Board), it is recommended to place a small RC filter at the inputs. This allows for improving the overall performance of the design. In such applications, it is also recommended to have a place holder for power MOSFET external gate resistor. This resistor allows the control of not only the drive capability but also the slew rate on HS, which impacts the performance of the high-side circuit. If diode is used across the external gate resistor, it is recommended to use a resistor in series with the diode, which provides further control of fall time.

In power supply applications such as motor drives, there exist lot of transients through-out the system. This sometime causes over voltage and under voltage spikes on almost all pins of the gate driver device. To increase the robustness of the design, it is recommended that the clamp diode should be used on HO and LO pins. If user does not wish to use power MOSFET parasitic diode, external clamp diode on HS pin is recommended, which needs to be high voltage high current type (same rating as MOSFET) and very fast acting. The leakage of these diodes across the temperature needs to be minimal.

In power supply applications where it is almost certain that there is excessive negative HS voltage, it is recommended to place a small resistor between the HS pin and the switch node. This resistance helps limit current into the driver device up to some extent. This resistor will impact the high side drive capability and therefore needs to be considered carefully.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

10 Layout

10.1 Layout Guidelines

To achieve optimum performance of high-side and low-side gate drivers, one must consider following printed wiring board (PWB) layout guidelines.

- Low ESR/ESL capacitors must be connected close to the device between VDD and VSS pins and between HB and HS pins to support high peak currents drawn from VDD and HB pins during the turn-on of the external MOSFETs.
- To prevent large voltage transients at the drain of the top MOSFET, a low ESR electrolytic capacitor and a
 good quality ceramic capacitor must be connected between the high side MOSFET drain and ground (VSS).
- In order to avoid large negative transients on the switch node (HS) pin, the parasitic inductances between the source of the high-side MOSFET and the source of the low-side MOSFET (synchronous rectifier) must be minimized.
- Overlapping of HS plane and ground (VSS) plane should be minimized as much as possible so that coupling of switching noise into the ground plane is minimized.
- Thermal pad should be connected to large heavy copper plane to improve the thermal performance of the
 device. Generally it is connected to the ground plane which is the same as VSS of the device. It is
 recommended to connect this pad to the VSS pin only.
- · Grounding considerations:
 - The first priority in designing grounding connections is to confine the high peak currents that charge and discharge the MOSFET gates to a minimal physical area. This confinement decreases the loop inductance and minimize noise issues on the gate terminals of the MOSFETs. Place the gate driver as close to the MOSFETs as possible.
 - The second consideration is the high current path that includes the bootstrap capacitor, the bootstrap diode, the local ground referenced bypass capacitor, and the low-side MOSFET body diode. The bootstrap capacitor is recharged on a cycle-by-cycle basis through the bootstrap diode from the ground referenced VDD bypass capacitor. The recharging occurs in a short time interval and involves high peak current. Minimizing this loop length and area on the circuit board is important to ensure reliable operation.

10.2 Layout Example




図 10-1. Layout Example

11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。 TI の使用条件を参照してください。

11.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



www.ti.com 28-Nov-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UCC27282D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	U282	Samples
UCC27282DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	U282	Samples
UCC27282DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	U27282	Samples
UCC27282DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	U27282	Samples
UCC27282DRMR	ACTIVE	VSON	DRM	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 140	U282	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

PACKAGE OPTION ADDENDUM

www.ti.com 28-Nov-2022

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UCC27282:

Automotive : UCC27282-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC27282DR	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
UCC27282DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
UCC27282DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
UCC27282DRMR	VSON	DRM	8	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com 25-Sep-2024



*All dimensions are nominal

Device	Package Type Package Drawing		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC27282DR	SOIC	D	8	2500	353.0	353.0	32.0
UCC27282DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
UCC27282DRCT	VSON	DRC	10	250	210.0	185.0	35.0
UCC27282DRMR	VSON	DRM	8	3000	367.0	367.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
UCC27282D	D	SOIC	8	75	506.6	8	3940	4.32

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated