

TXH0137D-Q1 反転オープン・ドレイン出力付き、車載用、7ビット、固定方向電圧レベル変換器

1 特長

- この情報は、車載デバイスのみを対象としています
- 広い電圧レベル変換範囲：
 - 1.5V ↔ 30V の昇圧および降圧変換またはレベル・シフト
- 高い駆動強度 (チャンネルあたり最大 100mA の I_{OL})
- 高電圧耐性 I/O (最大 30V)
- 低消費電力：
 - 最大 30 μ A の I_{CC}
 - I/O リーク：10nA
- 出クランプ・ダイオードによるオーバーシュート保護
- 静的プルダウンと直列抵抗を内蔵した入力により、低速、フローティング、またはノイズの多い入力に対応
- 入力は TTL 電圧互換
- 以下の結果で AEC-Q100 認定済み：
 - デバイス温度グレード 1：-40°C ~ +125°C の動作時周囲温度範囲
 - デバイス HBM ESD 分類レベル 2
 - デバイス CDM ESD 分類レベル C4B

2 アプリケーション

- 高電圧変換またはレベル・シフト
- インフォテインメントおよびクラスタ
- ハイブリッド、電動、パワートレイン・システム
- 車体エレクトロニクスおよび照明
- 先進運転支援システム (ADAS)
- LED および LCD ドライバ

3 概要


TXH0137D-Q1 は、7ビット、単電源の反転固定方向電圧レベル変換デバイスです。このデバイスは、チャンネルごとに、最大 30V の電圧と最大 100mA の電流をサポートする、オープン・ドレイン出力を備えています。これらの出力を並列に使用して、さらに大電流を供給することもできます。このような非常に大電流のため、出力は負リアクタンスに起因する大きなオーバーシュートの影響を受けやすくなります。この問題に対処するため、出力には、クランプするオーバーシュート保護ダイオードが装備されています。

TXH0137D-Q1 は、ノイズ耐性が向上し、幅広い入力遷移レートをサポートできる入力を備えています。また、入力は、1M Ω の静的プルダウンが内蔵されており、過電圧耐性を備えています。

パッケージ情報

部品番号	パッケージ ⁽¹⁾	パッケージ・サイズ ⁽²⁾
TXH0137D-Q1	PW (TSSOP、16)	5mm × 6.4mm

- 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。
- パッケージ・サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。



単純なアプリケーションの回路図



Table of Contents

1 特長	1	6.2 Functional Block Diagram.....	8
2 アプリケーション	1	6.3 Feature Description.....	8
3 概要	1	6.4 Device Functional Modes.....	9
4 Pin Configuration and Functions	3	7 Device and Documentation Support	15
5 Specifications	4	7.1 ドキュメントの更新通知を受け取る方法.....	15
5.1 Absolute Maximum Ratings.....	4	7.2 サポート・リソース.....	15
5.2 ESD Ratings.....	4	7.3 Trademarks.....	15
5.3 Recommended Operating Conditions.....	4	7.4 静電気放電に関する注意事項.....	15
5.4 Thermal Information.....	5	7.5 用語集.....	15
5.5 Electrical Characteristics.....	5	8 Revision History	15
5.6 Switching Characteristics.....	5	9 Mechanical, Packaging, and Orderable Information ..	15
5.7 Typical Characteristics.....	7	9.1 Packaging Option Addendum.....	16
6 Detailed Description	8	9.2 Tape and Reel Information.....	17
6.1 Overview.....	8	9.3 Mechanical Data.....	19

4 Pin Configuration and Functions




図 4-1. PW Package, 16-Pin TSSOP (Top View)

表 4-1. Pin Functions

PIN		TYPE ¹	DESCRIPTION
NAME	NO.		
A(X)	1	I	Low Leakage Inputs
	2		
	3		
	4		
	5		
	6		
	7		
GND	8	—	Ground pin
VCC	9	—	Supply pin that must be tied to 6.5 V or higher for proper operation (for more information, see Power Supply Recommendations).
Y(X)	10	O	Inverted Open-drain Outputs
	11		
	12		
	13		
	14		
	15		
	16		

(1) I = input, O = output

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
V _O	Voltage applied to any output in the low or high-impedance state	-0.3	32	V
V _{OK}	Output clamp diode reverse voltage	-0.3	32	V
V _{CC}	Supply voltage	-0.3	32	V
V _I	Input Voltage	-0.3	30	V
I _O	Continuous output current ^{(2) (3)}		200	mA
I _{OK}	Output clamp current		500	mA
	Continuous current through V _{CC} or GND	-1	1	A
T _J	Operating junction temperature	-40	150	°C
T _{stg}	Storage temperature	-65	150	°C

- (1) Operation outside the *Absolute Maximum Rating* may cause permanent device damage. *Absolute Maximum Rating* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Condition*. If used outside the *Recommended Operating Condition* but within the *Absolute Maximum Rating*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Maximum power dissipation is a function of T_{J(max)}, θ_{JA}, and T_A. The maximum allowable power dissipation at any allowable ambient temperature is P_D = (T_{J(max)} - T_A)/θ_{JA}. Operating at the absolute maximum T_J of 150°C can affect reliability.
- (3) The package thermal impedance is calculated in accordance with JESD 51-7.

5.2 ESD Ratings

		VALUE	UNIT	
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	
		Charged-device model (CDM), per AEC Q100-011	All pins	±500
			Corner pins (1, 8, 9, 16)	±750

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

Over operating temperature range

		MIN	MAX	UNIT
V _{CC}	Supply voltage	6.5	30	V
V _{IH}	High-level input voltage	1.5		V
V _{IL}	Low-level input voltage		0.9	V
I _{OL}	Low-level output current	0	100	mA
V _I	Input voltage	1.5	30	V
V _O	Output voltage	0	30	V
T _A	Operating free-air temperature	-40	125	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TXH0137D-Q1	UNIT
		TSSOP (PW)	
		16 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	113.1	°C/W
$\theta_{Jc\text{top}}$	Junction-to-case (top) thermal resistance	46.5	°C/W
θ_{JB}	Junction-to-board thermal resistance	58.6	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	7	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	58	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.5 Electrical Characteristics


$T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$; Typical Values at $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OL}	Low-level output voltage $V_I \geq 1.5\text{ V}$, $I_{OL} = 100\text{ mA}$		210	450	mV
I_{OZ}	Hi-z output current $V_O = 30\text{ V}$, $V_I \leq 0.9\text{ V}$		10	500	nA
V_F	Clamp forward voltage $I_F = 100\text{ mA}$			1	V
I_I	Input leakage current $V_I = 0\text{ V} - 5\text{ V}$			10	μA
I_{CC}	Supply current $V_{CC} = 6.5\text{ V} - 30\text{ V}$		17	30	μA


5.6 Switching Characteristics

Typical Values at $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low- to high-level output $V_I \geq 1.5\text{ V}$, $V_{\text{pull-up}} = 30\text{ V}$, $R_{\text{pull-up}} = 480\ \Omega$		250		ns
t_{PHL}	Propagation delay time, high- to low-level output $V_I \geq 1.5\text{ V}$, $V_{\text{pull-up}} = 30\text{ V}$, $R_{\text{pull-up}} = 480\ \Omega$		250		ns
C_i	Input capacitance $V_I = 0$, $f = 100\text{ kHz}$		5		pF



* C_L includes probe and test-fixture Capacitance



* The greater between t_{PLH} and t_{PHL} is the same as t_{pd}

図 5-1. Load Circuit and Voltage Waveforms Propagation Delays

ADVANCE INFORMATION

5.7 Typical Characteristics




図 5-2. Signal Integrity Captured Waveform (3.3 V to 24 V Up Translation at 100 kHz)




図 5-3. Signal Integrity Captured Waveform (24 V to 3.3 V Down Translation at 100 kHz)




図 5-4. Typical ($T_A = 25^\circ\text{C}$) Output Low Voltage (V_{OL}) vs Sink Current (I_{OL}) for Lower Voltage Level Shifting




図 5-5. Flyback Diode Forward Voltage at 25°C


6 Detailed Description

6.1 Overview

The TXH0137D-Q1 is a 7-bit device that can be used in fixed directional level-translation applications for interfacing devices or systems operating at a wide voltage range as low as 1.5 V and as high as 30 V with currents up to 100 mA per channel. The A ports are designed as inputs and the \bar{Y} ports are designed as outputs. The device can operate with $A(X) = \bar{Y}(X)$.

The device enables a wide range of applications with higher input or output capabilities, but more importantly it allows flexible pull-up sizing for voltage translation. Lower value resistors will enable higher frequency operation up to 1 MHz.

6.2 Functional Block Diagram



6.3 Feature Description

The TXH0137D-Q1 device is equipped with high drive open-drain outputs. These outputs are capable of sinking up to 100 mA each. In order to enable floating inputs, a 1-M Ω pull-down resistor exists on each channel. Also included at the input is a filtering circuit with a 50-k Ω series resistor to improve noise immunity and eliminate any erroneous switching.

Higher drive strength is achievable when multiple outputs are paralleled. Each output is equipped with over-voltage protection (OVP) diodes clamping to VCC. The diodes connected between the output and VCC pin is used to suppress any over-shoots caused by load reactance with the high current drive of this device.

6.4 Device Functional Modes

6.4.1 Resistive Load Drive

When driving a resistive load, a pull-up resistor is needed to limit the current through the pass transistor for a logic level of 210 mV to 450 mV when the TXH0137D-Q1 is in the low state to about 100 mA. To calculate the pull-up resistor value use the following equation.

$$R_{PU} = \frac{(V_{PU} - 0.21 V)}{0.1 A} \quad (1)$$

where

- R_{PU} is the pull-up resistor
- V_{PU} is the pull-up voltage
- 0.21 V is the low logic level voltage
- 0.1 A is the maximum drive strength for the low logic level current

表 6-1 provides the resistor values, reference voltages and currents at 100 mA, 50 mA, 25 mA, 15 mA, and 3 mA. The resistor value shown are recommended for typical V_{OL} or less.

表 6-1. Pull-Up Resistor Values

V_{PU} (V)	Pull-Up Resistor Values (Ω) ⁽¹⁾				
	100 mA	50 mA	25 mA	15 mA	3 mA
30 V	298	596	1192	1986	9930
24 V	238	476	952	1586	7930
12 V	118	236	472	786	3930
5 V	48	96	192	319	1597
3.3 V	31	62	124	206	1030
2.5 V	23	46	92	153	763
1.8 V	16	32	64	106	530
1.5 V	13	26	52	86	430

(1) Use +10% to compensate for V_{PU} range and resistor tolerance

6.4.2 ON State Input Current

The current into the inputs is defined in the electrical characteristics table for input voltages from 1.5 V to 5 V. At higher voltages, this leakage increases, and the input current can be estimated using the approximate clamp voltage for the overshoot-protection diode which is, 6.4 V. 式 2 shows how to approximate input current for input voltages greater than 6.4 V:

$$I_{IN(ON)} = \frac{V_{IN}}{1 M\Omega} + \frac{(V_{IN} - 6.4 V)}{50 k\Omega} \quad (2)$$

where

- V_{IN} is the input voltage
- 1 M Ω is the input pull-down resistance
- 50 k Ω is the input series resistance
- 6.4 V is the approximate clamp voltage for the OVP diode

6.4.3 High-Drive Outputs

The outputs of this device are capable of driving larger currents than the device can sustain without being damaged. Two outputs can be connected together for 2X stronger output drive strength. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

The maximum frequency of the TXH0137D-Q1 is dependent on the components of the system. The device can operate at speeds up to 100 kHz for up translation and < 1 MHz for down translation given the correct conditions.

$$Mbps \text{ datarate} = \frac{1}{(6 \times R_{PU} \times C)} \quad (3)$$

where

- R_{PU} is the pull-up resistor
- C is the load capacitance

Application and Implementation

注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

7.1 Application Information

The TXH0137D-Q1 is typically used to translate typical logic levels to higher voltage (up to 30 V) peripherals and vice-versa. [図 7-1](#) shows a common application of the TXH0137D-Q1.

7.2 Typical Application

A common application for the TXH0137D-Q1 is to level shift up to or down from 30 V. With its high sinking currents it can also be used for other applications requiring higher current drive like operating LEDs.



* VCC must be ≥ 6.5 V or the highest V_o

図 7-1. Typical Application Schematic

ADVANCE INFORMATION

7.2.1 Design Requirements

For this design example, use the parameters listed in 表 7-1 as the input parameters.

表 7-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
V_{IN} supply voltage	1.5 V to 30 V
V_{CC} supply voltage	6.5 V to 30 V
Number of channels	7
Output current	Up to 100 mA per channel
C_{VCC}	0.1 μ F
V_{PU}	0 V to V_o

7.2.2 Detailed Design Procedure

When using the TXH0137D-Q1 in a voltage translation application, determine the following:

- Output voltage range
- Output drive current
- Temperature range
- Power dissipation

7.2.2.1 TTL and other Logic Inputs

The TXH0137D-Q1 inputs are specified for standard 1.8 V through 5 V CMOS logic interface and can tolerate up to 30 V. With its input threshold levels, this device can be used with TTL logic. The device features a 1-M Ω input pull-down resistor and a 50-k Ω series resistor allowing for floating or noisy inputs and eliminating the need for slew or input transition rate requirements.

7.2.2.2 High-Impedance Input Drivers

The TXH0137D-Q1 features a 1-M Ω input pull-down resistor. The presence of this resistor allows the input drivers to be tri-stated. When a high-impedance driver is connected to a channel input, the TXH0137D-Q1 detects the channel input as a low-level input and remains OFF. The input noise rejection circuit helps improve noise tolerance levels if necessary, when input drivers are in the high-impedance state.

7.2.2.3 Output Low Voltage

The output low voltage (V_{OL}) is drain-to-source (V_{DS}) voltage of the output NMOS transistors when the input is driven high and it is sinking current. For more information, see [Electrical Characteristics](#) or 図 5-4.

7.2.3 Application Curve

The following image was generated with TXH0137D-Q1 for $A(X) = \overline{Y(X)}$; 30 V to 30 V, 100 kHz signal.




図 7-2. Output Response at Maximum Voltage

7.3 Power Supply Recommendations

The V_{CC} pin is the power supply pin of this device to power the gate drive circuitry. The pin must be supplied with ≥ 6.5 V or the highest output voltage for full functionality. While a bypass capacitor on this pin is recommended for sensitive power supplies, it is not required for proper operation of the device. The V_{CC} pin is designed to supply full drive potential with any $GPIOV \geq 1.5$ V. Though 6.5 V minimum is recommended for V_{CC} , the part still functions with a reduced V_{CC} resulting in higher $R_{ds(on)}$.

7.4 Layout

7.4.1 Layout Guidelines

Thin traces can be used on the input due to the low current logic that is typically used to drive the TXH0137D-Q1. Take care to separate the input channels as much as possible to eliminate cross-talk. Thick traces are recommended for the output to drive high currents that may be needed. Wire thickness can be determined by the trace material's current density and desired drive current.

Since all of the channels currents return to a common ground, it is best to size that trace width to be very wide. The V_{CC} pin only draws up to 30 μ A and thick traces may not be necessary.

7.4.2 Layout Example





図 7-3. Package Layout

7.4.3 Thermal Considerations

Use 式 4 to calculate TXH0137D-Q1 on-chip power dissipation P_D :

$$P_D = \sum_{i=1}^N V_{OLi} \times I_{Li} \quad (4)$$

where

- N is the number of channels active together
- V_{OLi} is the OUT_i pin voltage for the load current I_{Li} .

For reliability of TXH0137D-Q1 and the system, the on-chip power dissipation must be lower than or equal to the maximum allowable power dissipation ($P_{D(MAX)}$). 式 5 shows how $P_{D(MAX)}$ is calculated.

$$P_{D(MAX)} = \frac{(T_{J(MAX)} - T_A)}{\theta_{JA}} \quad (5)$$

where

- $T_{J(MAX)}$ is the target maximum junction temperature
- T_A is the operating ambient temperature
- θ_{JA} is the package junction to ambient thermal resistance

It is recommended to limit the TXH0137D-Q1 IC's die junction temperature to less than 125°C. The IC junction temperature is directly proportional to the on-chip power dissipation.

7.4.3.1 Improving Package Thermal Performance

θ_{JA} value depends on the PCB layout. An external heat sink and/or a cooling mechanism, like a cold air fan, can help reduce θ_{JA} and thus improve device thermal capabilities. For a general guidance on improving device thermal performance, refer to TI's design support web page at www.ti.com/thermal.

7 Device and Documentation Support

7.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

7.2 サポート・リソース

[テキサス・インスツルメンツ E2E™ サポート・フォーラム](#) は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

7.3 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.
すべての商標は、それぞれの所有者に帰属します。

7.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

7.5 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

8 Revision History

DATE	REVISION	NOTES
September 2023	*	Initial Release

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


9.1 Packaging Option Addendum

Packaging Information


Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish ⁽⁴⁾	MSL Peak Temp ⁽³⁾	Op Temp (°C)	Device Marking ^{(5) (6)}
PTXH0137DQPWRQ1	ACTIVE	TSSOP	PW	16	2000	TBD	Call TI	Call TI	-40 to 125	PTXH0137Q1

- (1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PRE_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
- (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- (6) Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
 In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

9.2 Tape and Reel Information




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PTXH0137DQPWRQ1	TSSOP	PW	16	2000	330	12	6.9	5.6	1.6	8	9.2	Q1

ADVANCE INFORMATION

TAPE AND REEL BOX DIMENSIONS



ADVANCE INFORMATION


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PTXH0137DQPWRQ1	TSSOP	PW	16	2000	366	364	50



9.3 Mechanical Data

MECHANICAL DATA

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 -  Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 -  Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
 - E. Falls within JEDEC MO-153

ADVANCE INFORMATION

LAND PATTERN DATA

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

ADVANCE INFORMATION

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PTXH0137DQPWRQ1	ACTIVE	TSSOP	PW	14	2000	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PW0014A



PACKAGE OUTLINE
TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4220202/B 12/2023

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220202/B 12/2023

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated