TRF0208-SEP 耐放射線 DC 付近 ～ 11GHz、完全差動 RF アンプ

1 特長

- VID (Vendor Item Drawing) *VID V62/23605* が利用可能
- 放射線:
  - 吸収線量 (TID)
    - 放射線耐性保証 (RHA):TID 最大 30krad (Si)
    - 低線量率感度の向上 (ELDRS) フリー プロセス
    - 最大 30krad (Si) TID の高線量率放射線ロット受け入れテスト (HDR RLAT)
  - シングル イベント効果 (SEE)
    - シングル イベント ラッチアップ (SEL) 耐性:線エネルギー付与 (LET) = 43MeVcm²/mg
    - シングル イベント過渡 (SET) 特性:LET = 43MeV-cm²/mg
- 宇宙用強化プラスチック (SEP)
  - 鉛フリー構造
  - 拡張温度範囲:-55°C～+125°C
- RF ADC を駆動する優れた性能
- シングルエンドから差動へのモードで 16dB の固定電力ゲイン
- 帯域幅:11GHz、3dB
- ゲイン平坦性:8GHz、1dB
- OIP3:36dBm (2GHz)、32dBm (6GHz)
- P1dB:14.5dBm (2GHz)、11dBm (6GHz)
- NF:6.8dB (2GHz)、6.8dB (6GHz)
- ゲイン不平衡および位相不平衡:±0.3dB および ±3º
- パワーダウン機能
- 単一電源動作:3.3V
- 動作電流:138mA

2 アプリケーション

- RF サンプリングまたは GSPS ADC ドライバ
- 航空宇宙および防衛
- フェーズド アレイ レーダー
- 通信ペイロード
- レーダー画像処理ペイロード
- 耐放射線性アプリケーション

3 概要

TRF0208-SEP は非常に高性能な完全差動アンプ (FDA) で、無線周波数 (RF) アプリケーション用に最適化されています。このデバイスは、高性能 ADC12DJ5200-SEP などの A/D コンバータ (ADC) を駆動する際に、シングルエンドから差動形式への変換を必要とする AC 結合アプリケーションに最適です。オンチップのマッチング部品により、プリント基板 (PCB) の実装が簡素化され、使用可能な帯域幅全体にわたって最高の性能を実現できます。このデバイスは、TI の先進的な相補型 BiCMOS プロセスで製造され、省スペースの WQFN-FCRLF パッケージで供給されます。

TRF0208-SEP はシングル レール電源で動作し、消費有効電流は約 138mA です。パワーダウン機能を利用して、消費電力を削減することが可能です。

製品情報

部品番号 (1)	グレード	本体サイズ (2)
TRF0208RPVTNSP(3)	フライト グレード SEP	2.00mm × 2.00mm 質量 = 7.558mg
TRF0208RPVT/EM	エンジニアリング サンプル (4)	

(1) 詳細については、セクション 10 を参照してください。
(2) 本体サイズ (長さ×幅) は公称値であり、ピンは含まれません。質量は公称値です。
(3) プレビュー版デバイス。
(4) これらのユニットは、技術的な評価のみを目的としています。これらのサンプルは、標準とは異なるフローに従って処理されています。これらのユニットは、認定、量産、放射線テスト、航空での使用には適していません。部品は、MIL に規定されている温度範囲全体にわたる性能も動作寿命全体にわたる性能も保証されていません。



TRF0208-SEP で高速 ADC を駆動

ADVANCE INFORMATION

このリソースの元の言語は英語です。翻訳は概要を便宜的に提供するもので、自動化ツール (機械翻訳) を使用していることがあり、TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、ti.com で必ず最新の英語版をご参照くださいますようお願いいたします。

ADVANCE INFORMATION

Table of Contents

1 特長 ... 1
2 アプリケーション ... 1
3 概要 ... 1
4 Pin Configuration and Functions ... 3
5 Specifications ... 4
- 5.1 Absolute Maximum Ratings ... 4
- 5.2 ESD Ratings ... 4
- 5.3 Recommended Operating Conditions ... 4
- 5.4 Thermal Information ... 4
- 5.5 Electrical Characteristics ... 5
- 5.6 Typical Characteristics ... 7

6 Detailed Description ... 14
- 6.1 Overview ... 14
- 6.2 Functional Block Diagram ... 14
- 6.3 Feature Description ... 15
- 6.4 Device Functional Modes ... 15

7 Application and Implementation ... 16
- 7.1 Application Information ... 16
- 7.2 Typical Applications ... 18
- 7.3 Power Supply Recommendations ... 20
- 7.4 Layout ... 20

8 Device and Documentation Support ... 21
- 8.1 Device Support ... 21
- 8.2 Documentation Support ... 21
- 8.3 ドキュメントの更新通知を受け取る方法 ... 21
- 8.4 サポート・リソース ... 21
- 8.5 Trademarks ... 21
- 8.6 静電気放電に関する注意事項 ... 21
- 8.7 用語集 ... 21

9 Revision History ... 21
10 Mechanical, Packaging, and Orderable Information ... 21
- 10.1 Package Option Addendum ... 22
- 10.2 Mechanical Data ... 23

Copyright © 2024 Texas Instruments Incorporated

4 Pin Configuration and Functions



図 4-1. RPV Package, 12-Pin WQFN-FCRLF (Top View)

表 4-1. Pin Functions

PIN		TYPE[(1)]	DESCRIPTION
NAME	NO.		
GND	1, 4, 7, 10	GND	Ground
INM	5	I	Differential signal input, negative
INP	6	I	Differential signal input, positive
OUTM	12	O	Differential signal output, negative
OUTP	11	O	Differential signal output, positive
PD	2	I	Power-down signal. Supports 1.8V and 3.3V logic. 0 = Chip enabled 1 = Power down
TP1	8	—	Test pin. Short to ground.
TP2	3	—	Test pin. Short to ground.
VDD	9	P	3.3V supply
Thermal pad	Pad	—	Thermal pad. Connect to ground on board.

(1) I = input, O = output, P = power, GND = ground

ADVANCE INFORMATION

Copyright © 2024 Texas Instruments Incorporated

ADVANCE INFORMATION

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

		MIN	MAX	UNIT
V_{DD}	Supply voltage	–0.3	3.7	V
INP, INM	Input pin power		20	dBm
V_{PD}	Power-down pin voltage	–0.3	3.7	V
T_J	Junction temperature		150	ºC
T_{stg}	Storage temperature	–65	150	ºC
	Continuous power dissipation	See *Thermal Information*		

(1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins[1]	±1000	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins[2]	±250	

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage	3.2	3.3	3.45	V
T_A	Ambient air temperature	–55	25		°C
T_J	Junction temperature			125	°C

5.4 Thermal Information

THERMAL METRIC[1]		TRF0208-SEP RPV (WQFN-FCRLF) 12 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	66.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	64.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	17.4	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.7	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	17.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	9.0	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

Copyright © 2024 Texas Instruments Incorporated

5.5 Electrical Characteristics

at T_A = 25°C, V_{DD} = 3.3V, 50Ω single-ended input, and 100Ω differential output (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC PERFORMANCE						
SSBW	Small-signal 3dB bandwidth	V_O = 0.1V_{PP}		11		GHz
LSBW	Large-signal 3dB bandwidth	V_O = 1V_{PP}		11		GHz
1dB BW	Bandwidth for 1dB flatness			8		GHz
S21	Power gain	f = 2GHz		16		dB
S11	Input return loss	f = 10MHz to 8GHz		–10		dB
S12	Reverse isolation	f = 2GHz		–35		dB
Imb_{GAIN}	Gain imbalance	f = 10MHz to 8GHz		± 0.3		dB
Imb_{PHASE}	Phase imbalance	f = 10MHz to 8GHz		± 3		degrees
CMRR	Common-mode rejection ratio[(1)]	f = 2GHz		–45		dB
HD2	Second-order harmonic distortion	f = 0.5GHz, P_O = 3dBm		–70		dBc
		f = 2GHz, P_O = 3dBm		–65		
		f = 6GHz, P_O = 3dBm		–52		
		f = 8GHz, P_O = 3dBm		–50		
HD3	Third-order harmonic distortion	f = 0.5GHz, P_O = 3dBm		–68		dBc
		f = 2GHz, P_O = 3dBm		–63		
		f = 6GHz, P_O = 3dBm		–54		
		f = 8GHz, P_O = 3dBm		–60		
IMD2	Second-order intermodulation distortion	f = 0.5GHz, P_O = –4dBm per tone (10MHz spacing)		–72		dBc
		f = 2GHz, P_O = –4dBm per tone (10MHz spacing)		–64		
		f = 6GHz, P_O = –4dBm per tone (10MHz spacing)		–54		
		f = 8GHz, P_O = –4dBm per tone (10MHz spacing)		–48		
IMD3	Third-order intermodulation distortion	f = 0.5GHz, P_O = –4dBm per tone (10MHz spacing)		–77		dBc
		f = 2GHz, P_O = –4dBm per tone (10MHz spacing)		–80		
		f = 6GHz, P_O = –4dBm per tone (10MHz spacing)		–70		
		f = 8GHz, P_O = –4dBm per tone (10MHz spacing)		–48		
OP1dB	Output 1dB compression point	f = 0.5GHz		11		dBm
		f = 2GHz		14.5		
		f = 6GHz		11		
		f = 8GHz		7.5		
OIP2	Output second-order intercept point	f = 0.5GHz, P_o = –4dBm per tone (10MHz spacing)		68		dBm
		f = 2GHz, P_o = –4dBm per tone (10MHz spacing)		60		
		f = 6GHz, P_o = –4dBm per tone (10MHz spacing)		50		
		f = 8GHz, P_o = –4dBm per tone (10MHz spacing)		45		

ADVANCE INFORMATION

Copyright © 2024 Texas Instruments Incorporated

ADVANCE INFORMATION

5.5 Electrical Characteristics (続き)

at T_A = 25°C, V_{DD} = 3.3V, 50Ω single-ended input, and 100Ω differential output (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OIP3	Output third-order intercept point	f = 0.5GHz, P_o = –4dBm per tone (10MHz spacing)		34		dBm
		f = 2GHz, P_o = –4dBm per tone (10MHz spacing)		36		
		f = 4GHz, P_o = –4dBm per tone (10MHz spacing)		35		
		f = 6GHz, P_o = –4dBm per tone (10MHz spacing)		32		
		f = 8GHz, P_o = –4dBm per tone (10MHz spacing)		21		
NF	Noise Figure	f = 0.5GHz		6.5		dB
		f = 2GHz		6.8		
		f = 6GHz		6.8		
		f = 8GHz		8.5		
IMPEDANCE						
$Z_{O\text{-}DIFF}$	Differential output impedance	f = dc (internal to the device)		3		Ω
Z_{IN}	Single-ended input impedance	INM pin terminated with 50Ω		50		Ω
TRANSIENT						
V_{OMAX}	Maximum output voltage (differential)			2		V_{PP}
V_{OSAT}	Output saturated voltage level (differential)	f = 2GHz		3.9		V_{PP}
t_{REC}	Overdrive recovery time	Using a –0.5V_P input pulse of 2ns duration		0.2		ns
POWER SUPPLY						
I_{QA}	Active current	Current on V_{DD} pin, PD = 0		138		mA
I_{QPD}	Power-down quiescent current	Current on V_{DD} pin, PD = 1		7		mA
ENABLE						
V_{PDHIGH}	PD pin logic high		1.45			V
V_{PDLOW}	PD pin logic low				0.8	V
I_{PDBIAS}	PD bias current (current on PD pin)	PD = high (1.8V logic)		50	100	µA
		PD = high (3.3V logic)		200	250	
C_{PD}	PD pin capacitance			2		pF
t_{ON}	Turn-on time	50% V_{PD} to 90% RF		200		ns
t_{OFF}	Turn-off time	50% V_{PD} to 10% RF		50		ns

(1) Calculated using the formula (S21 – S31) / (S21 + S31). Port-1: INP, Port-2: OUTP, Port-3: OUTM.

Copyright © 2024 Texas Instruments Incorporated

5.6 Typical Characteristics

at T_A = 25°C, temperature curves specify ambient temperature, V_{DD} = 3.3V, 50Ω single-ended input, and 100Ω differential output (unless otherwise noted)



図 5-1. Power Gain Across Temperature



図 5-2. Power Gain Across V_{DD}



図 5-3. Return Loss Across Temperature



図 5-4. Return Loss Across V_{DD}



図 5-5. Reverse Isolation Across Temperature



図 5-6. Reverse Isolation Across V_{DD}

ADVANCE INFORMATION

Copyright © 2024 Texas Instruments Incorporated

ADVANCE INFORMATION

5.6 Typical Characteristics (continued)

at T_A = 25°C, temperature curves specify ambient temperature, V_{DD} = 3.3V, 50Ω single-ended input, and 100Ω differential output (unless otherwise noted)



P_O /tone = –4dBm, 10MHz tone spacing

図 5-7. OIP3 Across Temperature



P_O /tone = –4dBm, 10MHz tone spacing

図 5-8. OIP3 Across V_{DD}



At ($2f_1$-f_2) frequency, $f_1 < f_2$; P_O /tone = –4dBm, 10MHz tone spacing

図 5-9. IMD3 Lower Across Temperature



At ($2f_1$-f_2) frequency, $f_1 < f_2$; P_O /tone = –4dBm, 10MHz tone spacing

図 5-10. IMD3 Lower Across V_{DD}



At ($2f_2$-f_1) frequency, $f_1 < f_2$; P_O /tone = –4dBm, 10MHz tone spacing

図 5-11. IMD3 Higher Across Temperature



At ($2f_2$-f_1) frequency, $f_1 < f_2$; P_O /tone = –4dBm, 10MHz tone spacing

図 5-12. IMD3 Higher Across V_{DD}

Copyright © 2024 Texas Instruments Incorporated

5.6 Typical Characteristics (continued)

at T_A = 25°C, temperature curves specify ambient temperature, V_{DD} = 3.3V, 50Ω single-ended input, and 100Ω differential output (unless otherwise noted)



At (f_2-f_1) frequency, f_2 > f_1; P_O /tone = –4dBm, 10MHz tone spacing

図 5-13. OIP2 Lower Across Temperature



At (f_2-f_1) frequency, f_2 > f_1; P_O /tone = –4dBm, 10MHz tone spacing

図 5-14. OIP2 Lower Across V_{DD}



At (f_2+f_1) frequency, f_2 > f_1; P_O /tone = –4dBm, 10MHz tone spacing

図 5-15. OIP2 Higher Across Temperature



At (f_2+f_1) frequency, f_2 > f_1; P_O /tone = –4dBm, 10MHz tone spacing

図 5-16. OIP2 Higher Across V_{DD}

ADVANCE INFORMATION

ADVANCE INFORMATION

5.6 Typical Characteristics (continued)

at T_A = 25°C, temperature curves specify ambient temperature, V_{DD} = 3.3V, 50Ω single-ended input, and 100Ω differential output (unless otherwise noted)



At (f_2-f_1) frequency, $f_2 > f_1$; P_O /tone = –4dBm, 10MHz tone spacing

図 5-17. IMD2 Lower Across Temperature



At (f_2-f_1) frequency, $f_2 > f_1$; P_O /tone = –4dBm, 10MHz tone spacing

図 5-18. IMD2 Lower Across V_{DD}



At (f_2+f_1) frequency, $f_2 > f_1$; P_O /tone = –4dBm, 10MHz tone spacing

図 5-19. IMD2 Higher Across Temperature



At (f_2+f_1) frequency, $f_2 > f_1$; P_O /tone = –4dBm, 10MHz tone spacing

図 5-20. IMD2 Higher Across V_{DD}



P_O = +3dBm

図 5-21. HD2 Across Temperature



P_O = +3dBm

図 5-22. HD2 Across V_{DD}

Copyright © 2024 Texas Instruments Incorporated

5.6 Typical Characteristics (continued)

at T_A = 25°C, temperature curves specify ambient temperature, V_{DD} = 3.3V, 50Ω single-ended input, and 100Ω differential output (unless otherwise noted)



P_O = +3dBm

図 5-23. HD3 Across Temperature



P_O = +3dBm

図 5-24. HD3 Across V_{DD}



図 5-25. HD2 vs Output Power



図 5-26. HD3 vs Output Power



図 5-27. Output P1dB Across Temperature



図 5-28. Output P1dB Across V_{DD}

ADVANCE INFORMATION

ADVANCE INFORMATION

5.6 Typical Characteristics (continued)

at T_A = 25°C, temperature curves specify ambient temperature, V_{DD} = 3.3V, 50Ω single-ended input, and 100Ω differential output (unless otherwise noted)



図 5-29. NF Across Temperature



図 5-30. NF Across V_{DD}



図 5-31. Gain Imbalance



図 5-32. Phase Imbalance



図 5-33. CMRR Across Temperature



図 5-34. CMRR Across V_{DD}

Copyright © 2024 Texas Instruments Incorporated

5.6 Typical Characteristics (continued)

at T_A = 25°C, temperature curves specify ambient temperature, V_{DD} = 3.3V, 50Ω single-ended input, and 100Ω differential output (unless otherwise noted)



Input = –2dBm, f = 500MHz

図 5-35. Overdrive Recovery



Input = +6dBm

図 5-36. Saturation Voltage (Differential)



図 5-37. Single-Ended S11



図 5-38. Differential S22

ADVANCE INFORMATION

ADVANCE INFORMATION

6 Detailed Description

6.1 Overview

The TRF0208-SEP is a very high-performance amplifier optimized for radio frequency (RF) and intermediate frequency (IF) with signal bandwidths up to 11GHz. The device is designed for ac-coupled applications that require a single-ended-to-differential conversion when driving an analog-to-digital converter (ADC). The low frequency response is limited only by the ac-coupling capacitor on the PCB. If the lowest signal frequency is 10MHz, use 100nF ac-coupling capacitors. If the lowest signal frequency is 9kHz, use a 4.7µF capacitor in parallel with 100nF capacitor on each input-output pin. The device has a two-stage architecture and provides approximately 16dB of gain in single-ended-to-differential mode, when driving a differential 100Ω load for single-ended inputs driven from a 50Ω source. This device also works as a fully-differential amplifier.

This device does not require any pullup or pulldown components on the PCB, and thereby simplifies the layout and provides the highest performance over the entire bandwidth.

The input and output are ac coupled. The TRF0208-SEP is powered with 3.3V supply. A power-down feature is also available.

6.2 Functional Block Diagram

The following figure shows the functional block diagram of TRF0208-SEP. The device essentially has two stages with a voltage-feedback configuration.



Copyright © 2024 Texas Instruments Incorporated

6.3 Feature Description

6.3.1 Fully-Differential Amplifier

The TRF0208-SEP is a voltage-feedback fully differential amplifier (FDA) with a fixed gain by architecture. The TRF0208-SEP operates best as a single-ended to differential amplifier by terminating the INM pin with a 50Ω resistor and driving the INP pin directly with no external components.

This amplifier has nonlinearity cancellation circuits that provide excellent linearity performance over a wide range of frequencies.

The output of the amplifier has a low dc impedance. Therefore, if required, the output of the amplifier can be matched to a load by adding the appropriate series resistors or attenuator pad.

6.3.2 Single Supply Operation

The TRF0208-SEP operates on a single 3.3V supply. The input and output bias voltages are set internally. Therefore, ac-couple the signal path on the board at all four RF input and output pins. Single-supply operation simplifies the board design.

6.4 Device Functional Modes

TRF0208-SEP has two functional modes: active and power-down. The functional modes are controlled by the PD pin as described below.

6.4.1 Power Down Mode

The device features a power-down option. The PD pin is used to power down the amplifier. This pin supports both 1.8V and 3.3V digital logic, and is referenced to ground. A logic 1 turns the device off and places the device into a low-quiescent-current state.

When disabled, the signal path is still present through the internal circuits. Input signals applied to a disabled device still appear at the outputs at a lower level through this path, as is the case for any disabled feedback amplifier.

ADVANCE INFORMATION

Copyright © 2024 Texas Instruments Incorporated

ADVANCE INFORMATION

7 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

7.1.1 Driving a High-Speed ADC

A common application for the TRF0208-SEP is driving a high-speed ADC that has a differential input (such as the ADC12DJ5200-SEP or AFE7950-SEP). Conventionally passive baluns are used to drive giga-samples-per-second (GSPS) ADCs as a result of the low availability of high-bandwidth, linear amplifiers. The TRF0208-SEP is typically configured as a single-ended to differential (S2D) RF amplifier that has excellent bandwidth flatness, gain, and phase imbalance comparable to or exceeding costly passive RF baluns.

図 7-1 shows a typical interface circuit for ADC12DJ5200-SEP. Depending on the ADC and system requirement, this circuit can be simplified or can be more complex.



図 7-1. Interfacing With the ADC12DJ5200-SEP

図 7-1 shows two sections of the circuit between the driver amp and the ADC: namely, the matching pad (or attenuator pad) and the antialiasing filter. Use small-form-factor, RF-quality, passive components for these circuits. The output swing of the TRF0208-SEP is designed to drive these ADCs full-scale, while at the same time not overdrive the ADC. This functionality avoids the need for any voltage limiting device at the ADC.

図 7-2 shows a typical interface circuit for the AFE7950-SEP, where the TRF0208-SEP is the S2D amplifier.



A. AFE matching network – component type (L or C) and values depend on channel (A, B, C, D, FB1, and FB2) and frequency band.

図 7-2. Interfacing With the AFE7950-SEP

Copyright © 2024 Texas Instruments Incorporated

7.1.2 Calculating Output Voltage Swing

This section gives a quick reference of the output voltage swings for different input power levels. In this example, the output is terminated with a 100Ω differential load and a power gain of 16dB is assumed.



図 7-3. Power and Voltage Levels

$$\text{Voltage gain} = 20 \times \log(V_O / V_I) \quad (1)$$

$$\text{Power gain} = 10 \times \log(P_O / P_I) = 10 \times \log((V_O{}^2 / 100) / (V_I{}^2 / 50)) = 20 \times \log(V_O / V_I) - 3\text{dB} \quad (2)$$

表 7-1. Output Voltage Swings for Different Input Power Levels

INPUT		OUTPUT (TRF0208-SEP)	
P_I (dBm_{50})	V_I (V_{PP})	P_O (dBm_{100})	V_O (V_{PP})
–20	0.063	–4	0.564
–15	0.112	1	1.004
–10	0.2	6	1.785
–9	0.224	7	2.002

7.1.3 Thermal Considerations

The TRF0208-SEP is available in a 2mm × 2mm, WQFN-FCRLF package that has excellent thermal properties. Connect the thermal pad underneath the chip to a ground plane. Short the ground plane to the other ground pins of the chip at four corners, if possible, to allow heat propagation to the top layer of PCB. Use a thermal via that connects the thermal pad plane on the top layer of the PCB to the inner layer ground planes to allow heat propagation to the inner layers.

ADVANCE INFORMATION

ADVANCE INFORMATION

7.2 Typical Applications

An example of the TRF0208-SEP acting as an S2D amplifier for the AFE7950-SEP is explained in this section.

7.2.1 TRF0208-SEP in Receive Chain

This section describes an RF receiver chain in which the TRF0208-SEP operates as a single-ended-to-differential (S2D) amplifier and drives a receive channel of AFE7950-SEP.

図 7-4 shows a generic schematic of a design in which TRF0208-SEP drives an AFE7950-SEP receive channel. The exact values of the components depend on the frequency band for which the AFE7950-SEP front-end is matched.

図 7-4. TRF0208-SEP in a Receive Chain With the AFE7950-SEP

Copyright © 2024 Texas Instruments Incorporated

7.2.1.1 Design Requirements

The AFE7950-SEP channel is required to be matched to 8.2GHz.

7.2.1.2 Detailed Design Procedure

The TRF0208-SEP is configured as an S2D amplifier. The section close to TRF0208-SEP output is an attenuator pad that is meant for robust matching. The section close to the AFE7950-SEP is the matching network for the AFE7950-SEP ADC input that is channel dependent. The matching components are chosen based on the AFE7950-SEP return-loss data and some final optimization because the manufactured board parameters can influence the exact component values needed.

表 7-2 shows the bill of materials (BOM) values of the design for a channel that is matched to center frequency of 8.2GHz.

表 7-2. Component Values of RX Chain With Center Frequency = 8.2GHz

SECTION	DESIGNATOR	TYPE	VALUE	INSTALL OR DO NOT INSTALL
DC block cap	C117	Capacitor	100nF	Install
DC block cap	C115	Capacitor	100nF	Install
DC block cap	C111	Capacitor	100nF	Install
DC block cap	C122	Capacitor	100nF	Install
Attenuator	R74	Resistor	10Ω	Install
Attenuator	R70	Resistor	10Ω	Install
Attenuator	R69	Resistor	10Ω	Install
Attenuator	R67	Resistor	10Ω	Install
Attenuator	R71	Resistor	140Ω	Install
Attenuator	R68	Resistor	140Ω	Install
INM term	R82	Resistor	50Ω	Install
Matching	C91	—	—	Do not install
Matching	L20	—	—	Do not install
Matching	C103	—	—	Do not install
Matching	C83	—	—	Do not install
Matching	L22	Inductor	0.1nH	Install
Matching	L18	Inductor	0.1nH	Install
Matching	C96	Inductor	0.1nH	Install
Matching	C87	Inductor	0.1nH	Install
Matching	C97	Capacitor	0.8pF	Install
Matching	C88	Capacitor	0.8pF	Install
Matching	C92	Inductor	0.3nH	Install

ADVANCE INFORMATION

Copyright © 2024 Texas Instruments Incorporated

ADVANCE INFORMATION

7.3 Power Supply Recommendations

The TRF0208-SEP requires a single 3.3V supply. Supply decoupling is critical to high-frequency performance. Typically two or three capacitors are used for supply decoupling. For the lowest-value capacitor, use a small, form-factor component that is placed closest to the V_{DD} pin of the device. Use a bulk decoupling capacitor of a larger value and size that can be placed next to the small capacitor. See also セクション 7.4.

7.4 Layout

7.4.1 Layout Guidelines

TRF0208-SEP is a wide-band, voltage-feedback amplifier with approximately 16dB of gain. When designing with a wide-band RF amplifier with relatively high gain, make sure to take certain board layout precautions to maintain stability and optimized performance. Use a multilayer board to maintain signal and power integrity and thermal performance. 図 7-5 shows an example of a good layout. In this figure, only the top layer is shown.

Route the RF input and output lines as grounded coplanar waveguide (GCPW) lines. For the second layer, use a continuous ground layer without any ground-cuts near the amplifier area. Match the output differential lines in length to minimize phase imbalance. Use small footprint passive components wherever possible. Also take care of the input side layout. Use a 50Ω line for the INP routing, and make sure the termination on INM pin has low parasitics by placing the ac-coupling capacitor and the 50Ω resistor very close to the device. Use an RF-quality, 50Ω resistor for termination. Ensure that the ground planes on the top and internal layers are well stitched with vias.

Place thermal vias under the device that connect the top thermal pad with ground planes in the inner layers of the PCB. For improved heat dissipation, connect the thermal pad to the top layer ground plane through the ground pins (see the *Layout Example* in the next section).

7.4.2 Layout Example



図 7-5. Layout Example – Placement and Top Layer Layout

The TRF0208-SEP device can be evaluated using the TRF0208-SEP EVM board. Additional information about the evaluation board construction and test setup is given in the *TRF0208SEP/SP EVM* user's guide.

Copyright © 2024 Texas Instruments Incorporated

8 Device and Documentation Support

8.1 Device Support

8.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

8.2 Documentation Support

8.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, *TRF0208SEP/SP EVM* user's guide

8.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

8.4 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

8.5 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.
すべての商標は、それぞれの所有者に帰属します。

8.6 静電気放電に関する注意事項

この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.7 用語集

テキサス・インスツルメンツ用語集　　この用語集には、用語や略語の一覧および定義が記載されています。

9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision * (March 2023) to Revision A (June 2024)	Page
• 事前情報に更新	1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

ADVANCE INFORMATION

Copyright © 2024 Texas Instruments Incorporated

ADVANCE INFORMATION

10.1 Package Option Addendum

Packaging Information

Orderable Device	Status(1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan(2)	Lead/Ball Finish(6)	MSL Peak Temp(3)	Op Temp (°C)	Device Marking(4) (5)
PTRF0208RPVT/EM	PREVIEW	WQFN-FCRLF	RPV	12	Call TI	Call TI	Call TI	Level-2-260C-1 YEAR	Call TI	Call TI

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Copyright © 2024 Texas Instruments Incorporated

10.2 Mechanical Data

PACKAGE OUTLINE

RPV0012A

WQFN-FCRLF - 0.7 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

PIN 1 INDEX AREA
B
A
2.1
1.9
2.1
1.9
0.7
0.6
0.01
0.00
C
SEATING PLANE
0.08 C
EXPOSED THERMAL PAD
SYMM
2X 0.5
5
6
4
7
(0.055) TYP
12X (0.18)
2X 1.5
SYMM
13
□0.75±0.1
8X 0.5
10
1
PIN 1 ID
12
11
12X 0.3 0.2
12X 0.5 0.3
0.1Ⓜ C A B
0.05Ⓜ
4225258/B 04/2020

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

Texas Instruments
www.ti.com

ADVANCE INFORMATION

ADVANCE INFORMATION

EXAMPLE BOARD LAYOUT

RPV0012A

WQFN-FCRLF - 0.7 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

Texas Instruments
www.ti.com

Copyright © 2024 Texas Instruments Incorporated



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

ADVANCE INFORMATION

Copyright © 2024 Texas Instruments Incorporated

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TRF0208RPVT/EM	ACTIVE	WQFN-HR	RPV	12	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	25 to 25	E208	Samples
TRF0208RPVTNSP	ACTIVE	WQFN-HR	RPV	12		RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	0208	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TRF0208-SEP :

- Space : TRF0208-SP

NOTE: Qualified Version Definitions:

- Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated