

# TPS7H4011-SP および TPS7H4011-SEP 4.5V~14V 入力、 12A、耐放射線強化同期整流降圧コンバータ

## 1 特長

- 吸収線量 (TID) 特性評価済み
  - 放射線耐性保証 (RHA): 最大 100krad(Si)
- シングル イベント効果 (SEE) の特性
  - シングル イベント ラッチアップ (SEL)、シングル イベント パーンアウト (SEB)、シングル イベント ゲート ラプチャー (SEGR) の最大線エネルギー付与 (LET) = 75MeV-cm<sup>2</sup>/mg に対する耐性
  - シングル イベント機能割り込み (SEFI) およびシングル イベント過渡 (SET) の最大 LET = 75MeV-cm<sup>2</sup>/mg に対する耐性
- 4.5V~14V の入力電圧範囲
- 最大出力電流: 12A
- 高効率 (VIN = 12V、VOUT = 3.3V、f<sub>sw</sub> = 500kHz での標準値)
  - 1A で 94%
  - 9A で 86%
  - 12A で 82%
- 45mΩ (HS) および 33mΩ (LS) MOSFET を内蔵 (12V 時の標準値)
- 柔軟なスイッチング周波数オプション:
  - 100kHz~1MHz、高精度 (±15% 以上)、調整可能な内部発振器
  - 100kHz~1MHz の外部同期機能
  - SYNC ピンは、最大 4 個のデバイスを並列に配置し、90°の位相差で構成可能
- ライン、温度、放射線の全範囲にわたる 0.6V ±0.67% の電圧リファレンス
- 差動リモート センシング
- 電流制限を選択可能
- FAULT 入力ピンによる柔軟なフォルト管理
- プリバイアス出力への単調スタートアップ
- 調整可能な勾配補償とソフトスタート
- 調整可能な入力インエーブルとパワーグッド出力による電源シーケンシング
- 低電圧および過電圧用パワーグッド出力モニタ
- 反転昇降圧トポロジをサポート
- ASTM E595 に準拠したガス排出試験済みのプラスチックパッケージ
- 軍用温度範囲 (-55°C~125°C) を供給可能

## 2 アプリケーション

- 人工衛星のポイント オブ ロード電源
- 衛星用電源システム (EPS)
- 通信ペイロード

- レーダー画像処理ペイロード
- 放射線耐性強化電源

## 3 概要

TPS7H4011 は、14V、12A の同期整流降圧コンバータで、宇宙環境での使用に最適化されています。このピーク電流モード コンバータは、優れた過渡性能と部品点数の低減により、高効率を実現しています。


TPS7H4011 は電圧範囲が広いので、12V または 5V レールから直接変換するポイント オブ ロードレギュレータとして使用できます。起動時の出力電圧ランプは、SS\_TR ピンによって制御されます。EN および PWRGD ピンにより電源シーケンスが可能です。

このデバイスは、電流能力を高めるため、外部クロックなしで最大 4 個のデバイスを並列に構成できます。さらに、差動リモート センシング、選択可能な電流制限、柔軟なフォルト入力ピン、構成可能な補償などの各種機能が搭載されています。

### 製品情報

部品番号 (1)	グレード	パッケージ (2)
5962R2122101VXC	QMLV-RHA	30 ピン セラミック
TPS7H4011HLB/EM	エンジニアリング サンプル	7.84mm × 19.28mm 質量 = 2.27g
5962R2122102PYE (3)	QMLP-RHA	44 ピン プラスチック
TPS7H4011MDDWTSEP (3)	SEP	6.10mm × 14.00mm 質量 = 218mg

- 詳細は、[デバイス オプション表](#)をご覧ください。
- 寸法と質量の値は公称値です。
- 製品プレビュー。



概略回路図



## Table of Contents

<b>1 特長</b> .....	1	8.4 Device Functional Modes.....	52
<b>2 アプリケーション</b> .....	1	<b>9 Application and Implementation</b> .....	53
<b>3 概要</b> .....	1	9.1 Application Information.....	53
<b>4 Device Options Table</b> .....	3	9.2 Typical Application.....	53
<b>5 Pin Configuration and Functions</b> .....	4	9.3 Power Supply Recommendations.....	62
<b>6 Specifications</b> .....	7	9.4 Layout.....	62
6.1 Absolute Maximum Ratings.....	7	<b>10 Device and Documentation Support</b> .....	64
6.2 ESD Ratings.....	7	10.1 Documentation Support.....	64
6.3 Recommended Operating Conditions.....	8	10.2 ドキュメントの更新通知を受け取る方法.....	64
6.4 Thermal Information.....	8	10.3 サポート・リソース.....	64
6.5 Electrical Characteristics.....	9	10.4 Trademarks.....	64
6.6 Quality Conformance Inspection.....	13	10.5 静電気放電に関する注意事項.....	64
6.7 Typical Characteristics.....	14	10.6 用語集.....	64
<b>7 Parameter Measurement Information</b> .....	26	<b>11 Revision History</b> .....	64
<b>8 Detailed Description</b> .....	29	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	65
8.1 Overview.....	29	12.1 Mechanical Data.....	66
8.2 Functional Block Diagram.....	29		
8.3 Feature Description.....	30		

## 4 Device Options Table

GENERIC PART NUMBER	RADIATION RATING <sup>(1)</sup>	GRADE <sup>(2)</sup>	PACKAGE	ORDERABLE PART NUMBER
TPS7H4011-SP	TID of 100krad(Si) RLAT, DSEE free to 75MeV-cm <sup>2</sup> /mg	QMLV-RHA	30-pin CFP HLB	5962R2122101VXC
		QMLP-RHA	44-pin HTSSOP DDW	5962R2122102PYE <sup>(4)</sup>
	None	Engineering model <sup>(3)</sup>	30-pin CFP HLB	TPS7H4011HLB/EM
TPS7H4011-SEP	TID of 50krad(Si) RLAT, DSEE free to 43MeV-cm <sup>2</sup> /mg	Space Enhanced Plastic	44-pin HTSSOP DDW	TPS7H4011MDDWTSEP <sup>(4)</sup>
SN0030HLB	N/A	Mechanical "dummy" package (no die)	30-pin CFP HLB	SN0030HLB

- (1) TID is total ionizing dose and DSEE is destructive single event effects. Additional information is available in the associated TID reports and SEE reports for each product.
- (2) For additional information about part grade, view [SLYB235](#).
- (3) These units are intended for engineering evaluation only. They are processed to a non-compliant flow (such as no burn-in and only 25°C testing). These units are not suitable for qualification, production, radiation testing, or flight use. Parts are not warranted as to performance over temperature or operating life.
- (4) Product preview.

## 5 Pin Configuration and Functions




図 5-1. HLB Package, 30-Pin CFP (Top View)




図 5-2. DDW Package, 44-Pin HTSSOP (Top View)

表 5-1. Pin Functions

PIN			I/O <sup>(1)</sup>	DESCRIPTION
NAME	CFP (30)	HTSSOP (44)		
GND	1	1, 2	—	Ground. Return for control circuitry.
EN	2	3	I	Enable. Driving this pin to logic high enables the device; driving the pin to logic low disables the device. A resistor divider from VIN to GND may be used to set the device turn-on level.
RT	3	4	I/O	A resistor connected between RT and GND sets the switching frequency of the converter. The switching frequency range is 100kHz to 1MHz. If the device is configured to utilize an external clock, this pin may be left floating or a resistor may be used to provide a backup frequency if the external clock is lost.
VIN	4	5	I	Input voltage. Power for the control circuitry of the switching regulator. It must be the same voltage as PVIN and is therefore recommended to externally connect VIN to PVIN.
LDOCAP	5	6	O	Linear regulator output capacitor pin. A 1µF capacitor must be placed on this pin for the internal linear regulator. The output voltage, AVDD, is nominally 5V. Do not load this pin with any additional external circuitry (other than circuitry which is explicitly allowed and mentioned in the data sheet).
SYNCM	6	7	I	Synchronization mode pin. Connect this pin to GND to switch at the RT programmed frequency and output synchronization signals on SYNC1 and SYNC2. Leave this pin disconnected to switch at the RT programmed frequency and not output signals on SYNC1 and SYNC2. Connect this pin to AVDD (LDOCAP output) to use an external input clock. See <a href="#">セクション 8.3.7</a> for additional information.

**表 5-1. Pin Functions (続き)**

NAME	PIN		I/O <sup>(1)</sup>	DESCRIPTION
	CFP (30)	HTSSOP (44)		
SYNC1	7	8	I/O	Synchronization pin 1. This pin is used as an output clock sync pin (to synchronize other devices or aid in device monitoring) or an input for an external clock. SYNC1 outputs a clock signal in phase with the TPS7H4011 switching frequency when SYNCM is grounded. SYNC1 is an external clock input to set the device switching frequency when SYNCM is connected to AVDD. SYNC1 is unused and may be left floating or grounded when SYNCM is disconnected. See <a href="#">セクション 8.3.7</a> for additional information.
SYNC2	8	9	I/O	Synchronization pin 2. This pin is used as an output clock sync pin (to synchronize other devices or aid in device monitoring) or a device configuration pin when an external clock is used on SYNC1. SYNC2 outputs a clock signal 90° out of phase with the TPS7H4011 switching frequency when SYNCM is grounded. SYNC2 determines whether the input clock on SYNC1 is in phase or 180° out of phase with the TPS7H4011 switching frequency when SYNCM is connected to AVDD. If SYNC2 is connected to GND, the device switches 180° out of phase with the SYNC1 input frequency. If SYNC2 is connected to AVDD (LDOCAP output), the device switches in phase with the SYNC1 input frequency. SYNC2 is unused and may be left floating or grounded when SYNCM is disconnected. See <a href="#">セクション 8.3.7</a> for additional information.
PVIN	9–11	11–15	I	Power stage input voltage. Power for the output stage of the switching regulator.
PGND	12–15	16–22	—	Power stage ground. Return for low-side power MOSFET. Connect to GND on the PCB.
SW	16–21	23–34	O	Switching node pins. Switch node output. It is recommended to connect a Schottky diode from SW to PGND.
PWRGD	22	36	O	Power Good pin. This is an open-drain pin. Use a pull-up resistor to pull this pin up to VOUT (assuming VOUT is under 7V) or the desired logic level. PWRGD is asserted when the output voltage is within 5% (typ) of its programmed value. PWRGD is deasserted when the output voltages is outside 8% (typ) of its programmed value or when there is a fault condition (such as thermal shutdown).
FAULT	23	37	I	Fault pin. This pin is provided for flexible fault management (such as overvoltage or an external fault input). When the 0.6V (typ) rising threshold on this pin is exceeded, the device will stop switching. When the 0.5V (typ) falling threshold on this pin is met, the device will resume switching after a 31 cycle (typ) delay. This pin is internally pulled-down and if unused may be grounded or left disconnected. See <a href="#">セクション 8.3.5</a> for additional information.
ILIM	24	38	I	Current limit pin. The voltage on this pin as a percentage of AVDD (LDOCAP output) determines which of four current limits will be selected for the FET high side current limit. Connect this pin to AVDD for an 18.3A (typ) current limit. Use a resistor divider from AVDD to GND of $R_{ILIM\_TOP} = 49.9k\Omega$ and $R_{ILIM\_BOT} = 100k\Omega$ (this sets ILIM to ~66% of AVDD) for a 13.4A (typ) current limit. Use a resistor divider of $R_{ILIM\_TOP} = 100k\Omega$ and $R_{ILIM\_BOT} = 49.9k\Omega$ (this sets ILIM to ~33% of AVDD) for a 9A (typ) current limit. Connect this pin to GND for a 5.6A (typ) current limit.
RSC	25	39	I/O	Slope compensation pin. A resistor from RSC to GND sets the desired slope compensation.
SS_TR	26	40	I/O	Soft-start and tracking. An external capacitor connected between this pin and VSNS slows down the rise time of the internal reference. It can also be used for tracking and sequencing.
VSNS-	27	41	I	Negative voltage sense. Connect this to the remote ground for differential sensing. If differential sensing is not desired, connect this pin to local ground. See <a href="#">セクション 8.3.3</a> for additional information.
VSNS+	28	42	I	Positive voltage sense. This is the feedback pin that will be set to a nominal 0.6V by selecting the appropriate resistor divider network. See <a href="#">セクション 8.3.3</a> for additional information.
COMP	29	43	I/O	Compensation pin. This is the operational transconductance (OTA) error amplifier output and input to the switch current comparator. Connect frequency compensation to this pin.
REFCAP	30	44	O	Reference capacitor pin. A 470nF external capacitor is required for the internal bandgap reference. The voltage, $V_{BG}$ , is nominally 1.2V. Do not connect external circuitry to this pin.

表 5-1. Pin Functions (続き)

PIN			I/O <sup>(1)</sup>	DESCRIPTION
NAME	CFP (30)	HTSSOP (44)		
NC	N/A	10, 35	—	No connect. These pins are not internally connected. It is recommended to connect these pins to GND to prevent charge buildup; however, these pins can also be left open or tied to any voltage between GND and VIN.
THERMAL PAD	31	45	—	Thermal pad internally connected to GND. Connect to a large ground plane for thermal dissipation. While it is recommended to electrically connect to GND or PGND; it may be left electrically disconnected if desired.
PGND PAD	32	N/A	—	Power ground pad. This pad is utilized to provide a low electrical resistance path for the low-side power MOSFET to PGND. It must be connected to the PGND pins.
SW PAD	33	N/A	O	Switch node. This pad is utilized to provide a low electrical resistance path for the switching current. It must be connected to the SW pins.
Metal lid	Lid	N/A	—	Internally connected to GND.

(1) I = Input, O = Output, I/O = Input or Output, — = Other

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating temperature (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Input voltage	VIN, PVIN	-0.3	16	V
	EN, FAULT, ILIM, PWRGD, SYNC1, SYNC2, SYNCM	-0.3	7.5	
	VSNS+, VSNS-	-0.3	3.6	
Output voltage	SW	-1	16	V
	SW, 80ns transient	-3	20	
	LDOCAP	-0.3	7.5	
	RSC, COMP, RT, SS_TR	-0.3	3.6	
	REFCAP	-0.3	1.9	
Vdiff	(GND to exposed thermal pad)	-0.2	0.2	V
Source current	SW		Current limit	A
	PVIN		Current limit	
	PGND		Current limit	
	RT	-100	100	μA
Sink current	SW		Current limit	A
	PGND		Current limit	
	COMP	-200	200	μA
	PWRGD	-0.1	5	mA
Operating junction temperature		-55	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±1000	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins <sup>(2)</sup>	±500	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.  
(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Input voltage	VIN, PVIN <sup>(1)</sup>	4.5		14	V
	EN, FAULT, ILIM, PWRGD, SYNCM	0		7	
	SYNC1, SYNC2 <sup>(2)</sup>	0		5.3	
		0		VIN	
	VSNS+	0	0.6	1	
VSNS-	-0.1		0.1		
Output voltage	SW	0		14	V
	RSC, COMP, RT	0		3.3	
	SS_TR	0	0.6	1	
Output current	SW <sub>(avg)</sub>	0		12	A
	RT	-100		100	μA
Input current	COMP	-200		200	μA
	PWRGD	0		2	mA
Operating junction temperature	T <sub>J</sub>	-55		125	°C

(1) VIN must be equal to PVIN and startup at the same time. Normally this is achieved by tying them to the same voltage rail.

(2) The SYNC1 and SYNC2 maximum input voltage must be set to the lower of VIN and 5.3V.

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS7H4011-SP	TPS7H4011-SP, -SEP	UNIT
		CFP HLB	DDW (HTSSOP)	
		30 PINS	44 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	21.5	21.1	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	4.3	8.8	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	0.33	0.6	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	6.3	4.4	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.2	0.1	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	6.1	4.4	°C/W

(1) For more information about the traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report ([SPRA953](#)).



## 6.5 Electrical Characteristics

Over  $4.5V \leq V_{IN} \leq 14V$ ,  $PV_{IN} = V_{IN}$ ,  $VSNS^- = 0V$ , open loop configuration,  $I_{OUT} = 0A$ , over operating temperature range ( $T_A = -55^\circ C$  to  $125^\circ C$ ), unless otherwise noted; includes RLAT at  $T_A = 25^\circ C$  if sub-group number is present for QML RHA and SEP devices<sup>(1)</sup>

PARAMETER		TEST CONDITIONS		SUB-GROUP <sup>(2)</sup>	MIN	TYP	MAX	UNIT
<b>POWER SUPPLIES AND CURRENTS</b>								
$V_{UVLOR\_PVIN}$	PVIN internal UVLO rising threshold			1, 2, 3	3.2	3.4	3.6	V
$V_{UVLOHYST\_PVIN}$	PVIN internal UVLO hysteresis			1, 2, 3	425	450	500	mV
$V_{UVLOR\_VIN}$	VIN internal UVLO rising threshold			1, 2, 3	3.4	3.6	3.8	V
$V_{UVLOHYST\_VIN}$	VIN internal UVLO hysteresis			1, 2, 3	140	155	170	mV
$I_{SHDN\_VIN}$	VIN shutdown supply current	$V_{EN} = 0V$	VIN = 4.5V	1, 2, 3		2	2.9	mA
			VIN = 14V	1, 2, 3		2	3	
$I_{SHDN\_PVIN}$	PVIN shutdown supply current	$V_{EN} = 0V$	PVIN = 4.5V	1, 2, 3		2.6	3.5	mA
			PVIN = 14V	1, 2, 3		3.5	4.7	
$I_{Q\_VIN}$	VIN operating quiescent current (non switching)	$V_{EN} = 7V$ , $V_{SENSE} = 1V$ <sup>(3)</sup>		1, 2, 3		2.6	5	mA
<b>ENABLE AND FAULT</b>								
$V_{EN(rising)}$	Enable rising threshold (turn-on)			1, 2, 3	0.555	0.61	0.655	V
$V_{EN(falling)}$	Enable falling threshold (turn-off)			1, 2, 3	0.455	0.51	0.554	
$t_{EN(delay)}$	Enable propagation delay	EN high to SW high, SS pin open		1, 2, 3		52	100	$\mu s$
$I_{EN(LKG)}$	Enable input leakage current	$V_{EN} = 7V$		1, 2, 3		2	100	nA
$V_{FAULT(rising)}$	FAULT threshold rising (turn-off)			1, 2, 3	0.555	0.6	0.635	V
$V_{FAULT(falling)}$	FAULT threshold falling (turn-on)			1, 2, 3	0.455	0.5	0.535	
$V_{FAULT(HYS)}$	FAULT hysteresis voltage			1, 2, 3	90	100	110	mV
$I_{FAULT(LKG)}$	Fault input leakage current	$V_{FAULT} = 7V$		1, 2, 3		3	5	$\mu A$
$t_{FAULT(min)}$	FAULT minimum pulse width	see <a href="#">7-1</a>		9, 10, 11	0.4		1.4	$\mu s$
$t_{FAULT(delay)}$	FAULT delay duration	see <a href="#">7-1</a>		9, 10, 11	26	31	44	$(1/f_{sw}) s$
<b>VOLTAGE REFERENCE AND REMOTE SENSE</b>								
$V_{REF}$	Internal voltage reference (including error amplifier $V_{IO}$ )	see <sup>(4)</sup>	$T_A = -55^\circ C$	3	0.595	0.598	0.603	V
			$T_A = 25^\circ C$	1	0.596	0.6	0.603	
			$T_A = 125^\circ C$	2	0.596	0.599	0.603	
$V_{REF(internal)}$	Internal voltage reference (without error amplifier included)	$V_{REF(internal)} = V_{SS\_TR} - VSNS^-$		1, 2, 3	0.593	0.6	0.606	V
$V_{BG}$	Bandgap voltage (voltage at the REFCAP pin)	$C_{REFCAP} = 470nF$		1, 2, 3	1.184	1.2	1.222	V
$I_{VSNS+(LKG)}$	VSNS+ input leakage current	$VSNS+ = 0.6V$		1, 2, 3		10	30	nA
$I_{VSNS-}$	VSNS- output current			1, 2, 3	8	10	12	$\mu A$
<b>ERROR AMPLIFIER</b>								
$V_{IO}$	Error amplifier input offset voltage	$V_{SENSE} = 0.6V$ <sup>(3)</sup>		1, 2, 3	-2.9		2.9	mV
$g_{mEA}$	Error amplifier transconductance	$-10\mu A < I_{COMP} < 10\mu A$ , $V_{COMP} = 1V$	$T_A = -55^\circ C$	11	1400	2050	2700	$\mu S$
			$T_A = 25^\circ C$	9	1200	1650	2100	
			$T_A = 125^\circ C$	10	1000	1250	1500	
$EA_{DC}$	Error amplifier DC gain	$V_{SENSE} = 0.6V$ <sup>(3)</sup>				11500		V/V
$EA_{ISRC}$	Error amplifier source	$V_{COMP} = 1V$ , 100mV input overdrive		1, 2, 3	90	125	200	$\mu A$
$EA_{ISNK}$	Error amplifier sink				90	125	200	
$EA_{Ro}$	Error amplifier output resistance					7		M $\Omega$
$EA_{BW}$	Error amplifier bandwidth					9		MHz
$g_{mps}$	Power stage transconductance, 18.3A (typ) current limit	$I_{OUT} = 12A$ , $ILIM = AVDD$	$T_A = -55^\circ C$	3	14.4	19.4	24.8	S
			$T_A = 25^\circ C$	1	15.2	20.4	26.1	
			$T_A = 125^\circ C$	2	16	21	27	

## 6.5 Electrical Characteristics (続き)

Over  $4.5V \leq V_{IN} \leq 14V$ ,  $PV_{IN} = V_{IN}$ ,  $VSNS = 0V$ , open loop configuration,  $I_{OUT} = 0A$ , over operating temperature range ( $T_A = -55^\circ C$  to  $125^\circ C$ ), unless otherwise noted; includes RLAT at  $T_A = 25^\circ C$  if sub-group number is present for QML RHA and SEP devices<sup>(1)</sup>

PARAMETER		TEST CONDITIONS		SUB-GROUP <sup>(2)</sup>	MIN	TYP	MAX	UNIT
$g_{mps}$	Power stage transconductance, 13.4A (typ) current limit	$I_{OUT} = 9A$ , $R_{ILIM\_TOP} = 49.9k\Omega$ , $R_{ILIM\_BOT} = 100k\Omega$	$T_A = -55^\circ C$	3	9.3	13.3	17	S
			$T_A = 25^\circ C$	1	9.6	13.8	17.5	
			$T_A = 125^\circ C$	2	9.7	14	18.1	
$g_{mps}$	Power stage transconductance, 18.3A (typ) current limit	$V_{COMP} = 0.6V$ , $ILIM = AVDD$		1, 2, 3	17.8	22.4	28.3	S
$g_{mps}$	Power stage transconductance, 13.4A (typ) current limit	$V_{COMP} = 0.65V$ , $R_{ILIM\_TOP} = 49.9k\Omega$ , $R_{ILIM\_BOT} = 100k\Omega$		1, 2, 3	12.8	16.1	20.6	S
$g_{mps}$	Power stage transconductance, 9A (typ) current limit	$V_{COMP} = 0.7V$ , $R_{ILIM\_TOP} = 100k\Omega$ , $R_{ILIM\_BOT} = 49.9k\Omega$		1, 2, 3	8	11	15.5	S
$g_{mps}$	Power stage transconductance, 5.6A (typ) current limit	$V_{COMP} = 0.75V$ , $ILIM = GND$		1, 2, 3	4.6	7.2	9.2	S
<b>OVERCURRENT PROTECTION</b>								
$I_{OC\_HS1}$	High-side switch current limit threshold 1 <sup>(5)</sup>	$R_{SHORT} = 100m\Omega$	$ILIM = GND$	1, 2, 3		5.6	7.5	A
			$R_{ILIM\_T} = 100k\Omega$ , $R_{ILIM\_B} = 49.9k\Omega$	1, 2, 3		9	11.9	
			$R_{ILIM\_T} = 49.9k\Omega$ , $R_{ILIM\_B} = 100k\Omega$	1, 2, 3		13.4	17.8	
			$ILIM = AVDD$	1, 2, 3		18.3	24.9	
$I_{OC\_HS2}$	High-side switch current limit threshold 2	$V_{IN} = 12V$ , $R_{SHORT} \approx 4m\Omega$	$ILIM = GND$			6.6		A
			$R_{ILIM\_T} = 100k\Omega$ , $R_{ILIM\_B} = 49.9k\Omega$			11.1		
			$R_{ILIM\_T} = 49.9k\Omega$ , $R_{ILIM\_B} = 100k\Omega$			17		
			$ILIM = AVDD$			23.9		
$I_{OC\_LS(sink)}$	Low-side switch sinking overcurrent threshold		$T_A = -55^\circ C$	3	1.6	2.3	3.6	A
			$T_A = 25^\circ C$	1	1.5	2.2	3.3	
			$T_A = 125^\circ C$	2	1.4	2	2.8	
$I_{ILIM(kg)}$	ILIM input leakage current	$ILIM = 7V$		1, 2, 3		2	100	nA
$COMP_{SHDN}$	COMP shutdown voltage			1, 2, 3	1.7	1.9	2.1	V
$t_{COMP(delay)}$	COMP shutdown delay					30		$\mu s$
<b>SOFT START AND TRACKING</b>								
$t_{SS}$	Soft start time	$V_{SS\_TR}$ from 10% to 90%, $VSNS = GND$ , $V_{OUT(set)} = 3.3V$	$C_{SS} = 5.6nF$	9, 10, 11		1.5		ms
			$C_{SS} = 22nF$	9, 10, 11	4.7	5.8	7.3	
			$C_{SS} = 100nF$	9, 10, 11		24.7		
$R_{SS(discharge)}$	Soft start discharge pull-down resistor			1, 2, 3	200	442	700	$\Omega$
$SS_{startup}$	Maximum voltage on SS before startup <sup>(6)</sup>					20		mV
<b>SLOPE COMPENSATION</b>								
SC	Slope compensation with 18.3A (typ) current limit		$f_{SW} = 100kHz$ , $ILIM = AVDD$	$R_{SC} = 1.1M\Omega$		-0.7		A/ $\mu s$
				$R_{SC} = 80.6k\Omega$		-8.8		
			$f_{SW} = 500kHz$ , $ILIM = AVDD$	$R_{SC} = 196k\Omega$		-4.2		
				$R_{SC} = 1.1M\Omega$		-1.2		
			$f_{SW} = 1000kHz$ , $ILIM = AVDD$	$R_{SC} = 80.6k\Omega$		-10.5		
				$R_{SC} = 196k\Omega$		-5.1		
	$R_{SC} = 1.1M\Omega$		-2.1					

## 6.5 Electrical Characteristics (続き)

Over  $4.5V \leq V_{IN} \leq 14V$ ,  $PV_{IN} = V_{IN}$ ,  $VSNS = 0V$ , open loop configuration,  $I_{OUT} = 0A$ , over operating temperature range ( $T_A = -55^\circ C$  to  $125^\circ C$ ), unless otherwise noted; includes RLAT at  $T_A = 25^\circ C$  if sub-group number is present for QML RHA and SEP devices<sup>(1)</sup>

PARAMETER		TEST CONDITIONS		SUB-GROUP <sup>(2)</sup>	MIN	TYP	MAX	UNIT	
SC	Slope compensation with 13.4A (typ) current limit	$f_{SW} = 500kHz$ , $R_{LIM\_TOP} = 49.9k\Omega$ , $R_{LIM\_BOT} = 100k\Omega$	$R_{SC} = 196k\Omega$			-3.2		A/ $\mu s$	
	Slope compensation with 9A (typ) current limit	$f_{SW} = 500kHz$ , $R_{LIM\_TOP} = 100k\Omega$ , $R_{LIM\_BOT} = 49.9k\Omega$	$R_{SC} = 196k\Omega$			-2.4		A/ $\mu s$	
	Slope compensation with 5.6A (typ) current limit	$f_{SW} = 500kHz$ , ILIM = GND	$R_{SC} = 196k\Omega$			-1.8		A/ $\mu s$	
<b>MINIMUM ON TIME AND DEAD TIME</b>									
$t_{on(min)}$	Minimum on time	50% to 50% of $V_{IN}$ , $I_{SW} = 2A$	$V_{IN} = 4.5V$	9, 10, 11		210	235	ns	
			$V_{IN} = 5V$	9, 10, 11		213	250		
			$V_{IN} = 12V$	9, 10, 11		199	250		
			$V_{IN} = 14V$	9, 10, 11		199	250		
$t_{off(min)}$	Minimum off time	$I_{SW} = 2A$				306		ns	
$t_{dead}$	Dead time					70		ns	
<b>SWITCHING FREQUENCY AND SYNCHRONIZATION</b>									
$f_{SW}$	RT programmed switching frequency	$R_{RT} = 511k\Omega$		4, 5, 6		90	100	120	kHz
		$R_{RT} = 90.9k\Omega$		4, 5, 6		450	500	550	
		$R_{RT} = 40.2k\Omega$	$V_{IN} = 4.5V$	4, 5, 6		850	1000	1150	
			$5 \leq V_{IN} \leq 14$	4, 5, 6		870	1000	1170	
$t_{SYNC\_R}$	SYNC1, SYNC2 out low-to-high rise time (10% to 90%)	SYNCM = GND, Cloud = 25pF, see <a href="#">7-3</a>		9, 10, 11		10	21	ns	
$t_{SYNC\_F}$	SYNC1, SYNC2 out high-to-low fall time (90% to 10%)	SYNCM = GND, Cloud = 25pF, see <a href="#">7-3</a>		9, 10, 11		10	21	ns	
SYNC <sub>PH_2_1</sub>	SYNC2 to SYNC1 rising edge phase shift	SYNCM = GND, see <a href="#">7-4</a>		9, 10, 11		82	90	98	°
$t_{SYNC\_D}$	SYNC1 to SW delay	Non-inverted SYNC1 input (SYNC2 = AVDD, SYNCM = AVDD), see <a href="#">7-5</a>	$V_{IN} = 4.5V$	9, 10, 11		140	225	350	ns
			$5V \leq V_{IN} \leq 14V$	9, 10, 11		120	210	270	
			$V_{IN} = 12V$ , $I_{OUT} = 12A$				224		
		Inverted SYNC1 input (SYNC2 = GND, SYNCM = AVDD), see <a href="#">7-6</a>	$V_{IN} = 4.5V$	9, 10, 11		150	256	390	ns
			$5V \leq V_{IN} \leq 14V$	9, 10, 11		140	240	300	
			$V_{IN} = 12V$ , $I_{OUT} = 12A$				246		
		SYNC1 output (SYNCM = GND), see <a href="#">7-7</a>	$V_{IN} = 4.5V$	9, 10, 11		110	180	280	ns
			$5V \leq V_{IN} \leq 14V$	9, 10, 11		90	175	250	
			$V_{IN} = 12V$ , $I_{OUT} = 12A$				184		
$V_{SYNC(OH)}$	SYNC1, SYNC2 output high	SYNCM = GND, $I_{OH} = 2mA$	$4.5V \leq V_{IN} \leq 5V$	1, 2, 3		$V_{IN}-0.3$		V	
			$V_{IN} > 5V$	1, 2, 3		4.5	5	5.2	
$V_{SYNC(OL)}$	SYNC1, SYNC2 output low	SYNCM = GND, $I_{OL} = 2mA$		1, 2, 3			0.4	V	
$V_{SYNC1(H)}$	SYNC1 input high threshold	SYNCM = AVDD		1, 2, 3			1.7	V	
$V_{SYNC1(L)}$	SYNC1 input low threshold	SYNCM = AVDD		1, 2, 3		0.7			
$f_{SYNC}$	SYNC1 input frequency range	SYNCM = AVDD		4, 5, 6		100	1000	kHz	
$D_{SYNC}$	SYNC1 input duty cycle range	SYNCM = AVDD, external clock duty cycle		4, 5, 6		40%	60%		
$t_{CLK\_E\_I}$	External clock to internal clock detection time	SYNCM = AVDD, RT populated		9, 10, 11		2	5	( $1/f_{sw}$ ) s	
$t_{CLK\_I\_E}$	Internal clock to external clock detection time	SYNCM = AVDD, RT populated		9, 10, 11		1	2	( $1/f_{sw}$ ) s	

## 6.5 Electrical Characteristics (続き)

Over  $4.5\text{V} \leq V_{\text{IN}} \leq 14\text{V}$ ,  $PV_{\text{IN}} = V_{\text{IN}}$ ,  $VS_{\text{NS}} = 0\text{V}$ , open loop configuration,  $I_{\text{OUT}} = 0\text{A}$ , over operating temperature range ( $T_{\text{A}} = -55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ), unless otherwise noted; includes RLAT at  $T_{\text{A}} = 25^{\circ}\text{C}$  if sub-group number is present for QML RHA and SEP devices<sup>(1)</sup>

PARAMETER		TEST CONDITIONS	SUB-GROUP <sup>(2)</sup>	MIN	TYP	MAX	UNIT	
<b>POWER GOOD AND THERMAL SHUTDOWN</b>								
PWRGD <sub>LOW_F%</sub>	PWRGD falling threshold (fault), low	Threshold for PWRGD (VSENSE <sup>(3)</sup> ) as percent of $V_{\text{REF}}$ , $VS_{\text{NS}} = 0\text{V}$	VSENSE falling	1, 2, 3	90%	92%	95%	
PWRGD <sub>LOW_R%</sub>	PWRGD rising threshold (good), low		VSENSE rising	1, 2, 3	93%	95%	98%	
PWRGD <sub>HIGH_R%</sub>	PWRGD rising threshold (fault), high		VSENSE rising	1, 2, 3	106%	108%	112%	
PWRGD <sub>HIGH_F%</sub>	PWRGD falling threshold (good), high		VSENSE falling	1, 2, 3	103%	105%	109%	
I <sub>PWRGD(LKG)</sub>	Output high leakage	$V_{\text{SENSE}} = V_{\text{REF}}$ , $V_{\text{PWRGD}} = 7\text{V}$			50	500	nA	
V <sub>PWRGD(OL)</sub>	Power good output low	$I_{\text{PWRGD(SINK)}} = 0\text{mA}$ to $2\text{mA}$			250	300	mV	
V <sub>IN(MIN_PWRGD)</sub>	Minimum VIN for valid PWRGD output	Measured when $V_{\text{PWRGD}} \leq 0.5\text{V}$ at $100\mu\text{A}$			1	2	V	
T <sub>SD(enter)</sub>	Thermal shutdown enter temperature				170		°C	
T <sub>SD(exit)</sub>	Thermal shutdown exit temperature				135			
T <sub>SD(HYS)</sub>	Thermal shutdown hysteresis				35			
<b>MOSFET</b>								
R <sub>DS_ON_HS</sub>	High-side switch resistance at $I_{\text{HS}} = 12\text{A}$ <sup>(7)</sup>	PVIN = VIN = 4.5V	T <sub>A</sub> = -55°C	3		38	53	mΩ
			T <sub>A</sub> = 25°C	1		50	61	
			T <sub>A</sub> = 125°C	2		64	79	
		PVIN = VIN = 5V	T <sub>A</sub> = -55°C	3		36	50	
			T <sub>A</sub> = 25°C	1		48	60	
			T <sub>A</sub> = 125°C	2		62	73	
		PVIN = VIN = 12V	T <sub>A</sub> = -55°C	3		34	45	
			T <sub>A</sub> = 25°C	1		45	53	
			T <sub>A</sub> = 125°C	2		59	67	
		PVIN = VIN = 14V	T <sub>A</sub> = -55°C	3		34	45	
			T <sub>A</sub> = 25°C	1		45	53	
			T <sub>A</sub> = 125°C	2		59	67	
R <sub>DS_ON_LS</sub>	Low-side switch resistance at $I_{\text{LS}} = 12\text{A}$ <sup>(7)</sup>	PVIN = VIN = 4.5V	T <sub>A</sub> = -55°C	3		25	40	mΩ
			T <sub>A</sub> = 25°C	1		35	51	
			T <sub>A</sub> = 125°C	2		51	61	
		PVIN = VIN = 5V	T <sub>A</sub> = -55°C	3		23	35	
			T <sub>A</sub> = 25°C	1		33	45	
			T <sub>A</sub> = 125°C	2		48	56	
		PVIN = VIN = 12V	T <sub>A</sub> = -55°C	3		23	32	
			T <sub>A</sub> = 25°C	1		33	42	
			T <sub>A</sub> = 125°C	2		47	55	
		PVIN = VIN = 14V	T <sub>A</sub> = -55°C	3		23	32	
			T <sub>A</sub> = 25°C	1		33	42	
			T <sub>A</sub> = 125°C	2		47	55	

(1) See the 5962R21221 SMD for additional information on the QML RHA devices and see the VID for additional information on the SEP devices.

(2) Subgroups are applicable for QML parts. For subgroup definitions, see the [Quality Conformance Inspection table](#).

(3)  $V_{\text{SENSE}} = (VS_{\text{NS}}+) - (VS_{\text{NS}}-)$

(4) Use this  $V_{\text{REF}}$  value to set the output voltage. Measured in a non-switching configuration as shown in [Figure 7-2](#).

(5) See [Section 8.3.9.1.1](#) for additional information.

(6) The device will not begin startup until the voltage on SS discharges below  $SS_{\text{startup}}$  in order to ensure proper soft start functionality.

(7) Measured at pins with lead length  $\approx 3\text{mm}$ .







## 6.6 Quality Conformance Inspection

MIL-STD-883, Method 5005 - Group A

SUBGROUP	DESCRIPTION	TEMP (°C)
1	Static tests at	25
2	Static tests at	125
3	Static tests at	-55
4	Dynamic tests at	25
5	Dynamic tests at	125
6	Dynamic tests at	-55
7	Functional tests at	25
8A	Functional tests at	125
8B	Functional tests at	-55
9	Switching tests at	25
10	Switching tests at	125
11	Switching tests at	-55


### 6.7 Typical Characteristics

30-pin CFP (HLB) package,  $V_{IN} = P_{VIN}$ ,  $V_{IN} = 12V$ ,  $C_{SS} = 22nF$ , Kemet MPXV1D2213L series inductor for efficiency tests,  $T_A = 25^\circ C$ , unless otherwise noted.




## 6.7 Typical Characteristics (continued)

30-pin CFP (HLB) package, VIN = PVIN, VIN = 12V, C<sub>SS</sub> = 22nF, Kemet MPXV1D2213L series inductor for efficiency tests, T<sub>A</sub> = 25°C, unless otherwise noted.




L<sub>OUT</sub> = 15μH

6-7. Efficiency vs Load Across Temperature at 100kHz, VIN = 5V, VOUT = 2.5V




L<sub>OUT</sub> = 15μH

6-8. Efficiency vs Load Across Temperature at 100kHz, VIN = 5V, VOUT = 1.8V




L<sub>OUT</sub> = 15μH

6-9. Efficiency vs Load Across Temperature at 100kHz, VIN = 5V, VOUT = 1.1V




L<sub>OUT</sub> = 15μH

6-10. Efficiency vs Load Across Temperature at 100kHz, VIN = 12V, VOUT = 5V



L<sub>OUT</sub> = 15μH

6-11. Efficiency vs Load Across Temperature at 100kHz, VIN = 12V, VOUT = 3.3V









L<sub>OUT</sub> = 15μH

6-12. Efficiency vs Load Across Temperature at 100kHz, VIN = 12V, VOUT = 1.8V

### 6.7 Typical Characteristics (continued)







30-pin CFP (HLB) package, VIN = PVIN, VIN = 12V, C<sub>SS</sub> = 22nF, Kemet MPXV1D2213L series inductor for efficiency tests, T<sub>A</sub> = 25°C, unless otherwise noted.






### 6.7 Typical Characteristics (continued)

30-pin CFP (HLB) package, VIN = PVIN, VIN = 12V, C<sub>SS</sub> = 22nF, Kemet MPXV1D2213L series inductor for efficiency tests, T<sub>A</sub> = 25°C, unless otherwise noted.




### 6.7 Typical Characteristics (continued)

30-pin CFP (HLB) package,  $V_{IN} = P_{VIN}$ ,  $V_{IN} = 12V$ ,  $C_{SS} = 22nF$ , Kemet MPXV1D2213L series inductor for efficiency tests,  $T_A = 25^\circ C$ , unless otherwise noted.




$L_{OUT} = 3.3\mu H$

**6-25. Low Current Efficiency vs Load Across Temperature at 500kHz,  $V_{IN} = 5V$ ,  $V_{OUT} = 1.8V$**




$V_{EN} = 0V$

**6-26.  $V_{IN}$  Shutdown Current vs Temperature**




$V_{EN} = 0V$

**6-27.  $P_{VIN}$  Shutdown Current vs Temperature**




$V_{EN} = 7V$ ,  $V_{SENSE} = 1V$

**6-28.  $V_{IN}$  Quiescent Current (Non-switching) vs Temperature**



$V_{FAULT} = 7V$

**6-29. FAULT Leakage Current vs Temperature**



$V_{SNS+} = 0.6V$

**6-30.  $V_{SNS+}$  Leakage Current vs Temperature**

## 6.7 Typical Characteristics (continued)

30-pin CFP (HLB) package,  $V_{IN} = P_{VIN}$ ,  $V_{IN} = 12V$ ,  $C_{SS} = 22nF$ , Kemet MPXV1D2213L series inductor for efficiency tests,  $T_A = 25^\circ C$ , unless otherwise noted.






図 6-31.  $V_{REF}$  vs Input Voltage




$L_{OUT} = 2.2\mu H$ ,  $V_{SENSE} = (VSNS+) - (VSNS-)$ ,  
utilizing a SS10P4-M3/87A Schottky diode

図 6-32.  $V_{SENSE}$  vs Output Current at 500kHz




$L_{OUT} = 1\mu H$ ,  $V_{SENSE} = (VSNS+) - (VSNS-)$ ,  
utilizing a SS10P4-M3/87A Schottky diode

図 6-33.  $V_{SENSE}$  vs Output Current at 1MHz




$L_{OUT} = 2.2\mu H$ ,  $V_{SENSE} = (VSNS+) - (VSNS-)$ ,  
utilizing a SS10P4-M3/87A Schottky diode

図 6-34.  $V_{SENSE}$  vs Temperature at 500kHz



$V_{COMP} = 1V$

図 6-35. Error Amplifier Transconductance ( $g_{mEA}$ ) vs Temperature




$V_{COMP} = 0.6V$ ,  $ILIM = AVDD$

図 6-36. Power Stage Transconductance ( $g_{mPS}$ ) vs Temperature at  $I_{OC\_HS1} = 18.3A$


### 6.7 Typical Characteristics (continued)

30-pin CFP (HLB) package, VIN = PVIN, VIN = 12V, C<sub>SS</sub> = 22nF, Kemet MPXV1D2213L series inductor for efficiency tests, T<sub>A</sub> = 25°C, unless otherwise noted.




V<sub>COMP</sub> = 0.65V, R<sub>LIM\_TOP</sub> = 49.9kΩ, R<sub>LIM\_BOT</sub> = 100kΩ

Figure 6-37. Power Stage Transconductance (g<sub>mps</sub>) vs Temperature at I<sub>OC\_HS1</sub> = 13.4A




V<sub>COMP</sub> = 0.7V, R<sub>LIM\_TOP</sub> = 100kΩ, R<sub>LIM\_BOT</sub> = 49.9kΩ

Figure 6-38. Power Stage Transconductance (g<sub>mps</sub>) vs Temperature at I<sub>OC\_HS1</sub> = 9A



V<sub>COMP</sub> = 0.75V, ILIM = GND

Figure 6-39. Power Stage Transconductance (g<sub>mps</sub>) vs Temperature at I<sub>OC\_HS1</sub> = 5.6A









R<sub>SHORT</sub> = 100mΩ

Figure 6-40. High-Side Current Limit Threshold 1 (I<sub>OC\_HS1</sub>) vs Temperature







### 6.7 Typical Characteristics (continued)

30-pin CFP (HLB) package, VIN = PVIN, VIN = 12V, C<sub>SS</sub> = 22nF, Kemet MPXV1D2213L series inductor for efficiency tests, T<sub>A</sub> = 25°C, unless otherwise noted.




### 6.7 Typical Characteristics (continued)

30-pin CFP (HLB) package, VIN = PVIN, VIN = 12V, C<sub>SS</sub> = 22nF, Kemet MPXV1D2213L series inductor for efficiency tests, T<sub>A</sub> = 25°C, unless otherwise noted.




## 6.7 Typical Characteristics (continued)

30-pin CFP (HLB) package, VIN = PVIN, VIN = 12V, C<sub>SS</sub> = 22nF, Kemet MPXV1D2213L series inductor for efficiency tests, T<sub>A</sub> = 25°C, unless otherwise noted.




SYNCM = GND

6-53. SYNC1 to SW Delay (Output) vs Output Current




10% to 90% of VIN, I<sub>SW</sub> = 2A

6-54. Minimum On Time vs Input Voltage




50% to 50% of VIN, I<sub>SW</sub> = 2A

6-55. Minimum On Time vs Temperature




C<sub>SS</sub> = 22nF

6-56. Soft Start Time vs Temperature



V<sub>SENSE</sub> = V<sub>REF</sub>, V<sub>PWRGD</sub> = 7V

6-57. Power Good Leakage vs Temperature



I<sub>PWRGD (SINK)</sub> = 2mA

6-58. Power Good Output Low vs Temperature

### 6.7 Typical Characteristics (continued)

30-pin CFP (HLB) package,  $V_{IN} = P_{VIN}$ ,  $V_{IN} = 12V$ ,  $C_{SS} = 22nF$ , Kemet MPXV1D2213L series inductor for efficiency tests,  $T_A = 25^\circ C$ , unless otherwise noted.




图 6-59. High Side FET Resistance vs Current






图 6-60. Low Side FET Resistance vs Current




$I_{HS} = 12A$

图 6-61. High Side FET Resistance vs Temperature




$I_{LS} = 12A$

图 6-62. Low Side FET Resistance vs Temperature



Slew Rate = 225A/μs,  $V_{OUT} = 3.3V$ ,  $f_{SW} = 500kHz$ ,  
 $C_{OUT} = 1013\mu F$

图 6-63. Load Step: 0.6A to 10.5A




Slew Rate = 450A/μs,  $V_{OUT} = 3.3V$ ,  $f_{SW} = 500kHz$ ,  
 $C_{OUT} = 1013\mu F$

图 6-64. Load Step: 10.6A to 0.6A



### 6.7 Typical Characteristics (continued)


30-pin CFP (HLB) package,  $V_{IN} = P_{VIN}$ ,  $V_{IN} = 12V$ ,  $C_{SS} = 22nF$ , Kemet MPXV1D2213L series inductor for efficiency tests,  $T_A = 25^\circ C$ , unless otherwise noted.



$I_{OUT} = 0A$ ,  $V_{OUT(set)} = 3.3V$ ,  $f_{SW} = 500kHz$ ,  $C_{OUT} = 1013\mu F$


图 6-65. Startup

## 7 Parameter Measurement Information



- A. The FAULT waveform is an input signal with a duty cycle that increases until the device enters fault mode (determined to occur when SS\_TR falls to 0.55V).
- B.  $t_1, t_2 < t_{FAULT(min)}$
- C.  $t_3 \geq t_{FAULT(min)}$

7-1. FAULT Minimum Pulse Width and Delay Duration



- A.  $V_{REF} = V_{COMP} - VSNS-$ . This accurate reference voltage value includes the error amplifier offset,  $V_{IO}$ . Use this value to set the output voltage.

7-2. Reference Voltage Measurement




図 7-3. SYNCx Rise and Fall Time




図 7-4. SYNC2 to SYNC1 Rising Edge Phase Shift




図 7-5. SYNC1 to SW Delay: Non-inverted Sync




図 7-6. SYNC1 to SW Delay: Inverted Sync





図 7-7. SYNC1 to SW Delay: SYNC1 Output

## 8 Detailed Description

### 8.1 Overview

The TPS7H4011 device is a 14V, 12A synchronous step-down (buck) converter with two integrated MOSFETs; a PMOS for the high side and an NMOS for the low side. To improve performance during line and load transients, the device implements a constant frequency, peak current mode control, which also simplifies external frequency compensation. The wide switching frequency range, 100kHz to 1MHz, allows for efficiency and size optimization when selecting the output filter components. The integrated MOSFETs allow for high-efficiency power supply designs with continuous output currents up to 12A. The MOSFETs have been sized to optimize efficiency for lower duty cycle applications.

### 8.2 Functional Block Diagram



A.  $V_{REF}$  is a nominal 0.6V reference derived from the bandgap voltage; see [セクション 8.3.2](#).

## 8.3 Feature Description

### 8.3.1 VIN and Power VIN Pins (VIN and PVIN)

The VIN pin provides power to internal control circuitry. The PVIN pins and PVIN pad provide the input voltage to the internal high side FET. Both pins have an input voltage range of 4.5V to 14V. The pins must be the same nominal voltage and they must power up and power down at the same time. Generally this is achieved by providing them from the same voltage source.

Both VIN and PVIN have individual UVLO (undervoltage lockout) rising thresholds,  $V_{UVLOR\_VIN}$  and  $V_{UVLOR\_PVIN}$  respectively. This is to ensure the device internal circuitry remains in a known off condition until a minimum voltage is reached. Additionally, VIN and PVIN have individual UVLO falling thresholds,  $V_{UVLOF\_VIN}$  and  $V_{UVLOF\_PVIN}$  respectively. If the voltage falls and these values are reached, the device will turn-off.

As described in [セクション 8.3.4](#), a voltage divider connected to the EN pin can be utilized to configure the effective device UVLO.


### 8.3.2 Voltage Reference

The device generates an internal nominal 1.2V bandgap reference voltage,  $V_{BG}$ . This is the voltage present on the REFCAP pin during steady state operation. A 470nF capacitor to ground is required at the REFCAP pin for proper electrical operation as well as to ensure robust SET performance of the device. This bandgap voltage is used to derive the nominal 0.6V reference voltage for the error amplifier,  $V_{REF(internal)}$ .

The reference voltage that is fed into the error amplifier is utilized to set the output voltage. However, error amplifiers have intrinsic offset,  $V_{IO}$ , which contribute to the overall accuracy error. Therefore, the voltage that is actually used to set the output voltage is  $V_{REF(internal)} + V_{IO}$ . This combined value is defined as  $V_{REF}$  and is designed to be the accurate value to set the output voltage.  $V_{REF}$  is specified across line, temperature, and TID in the [Electrical Characteristics](#). Because  $V_{REF}$  is measured in an open loop configuration, the effects of switching frequency and load on  $V_{REF}$  are not included in the specification. See typical graphs [図 6-32](#) and [図 6-33](#) which show the minimal affect of current and switching frequency on the output sense voltage. See [セクション 9.2.2.8](#) for more details on calculating the output voltage accuracy.


### 8.3.3 Remote Sensing and Setting VOUT

The TPS7H4011 features a VSNS+ and VSNS- pin to enable differential remote sensing. Therefore, the effective voltage seen by the error amplifier is  $(VSNS+) - (VSNS-)$  (which is defined as  $VSENSE$  for simplicity). As shown in 8-1, this can be particularly useful when powering an FPGA due to the high currents and potentially large parasitic resistances (indicated in blue).  $R_{parasitic1}$  represents the parasitic resistance in the high current input voltage path powering the FPGA. This is compensated for by using a sense line from the point of load to the top of the feedback resistor divider.  $R_{parasitic2}$  represents the parasitic resistance in the high current ground path. This is accounted for by connecting a sense line from the local ground to the VSNS- pin. Some FPGAs have sense lines that may be utilized for this purpose. If there is no sense line, the VSNS- pin may be connected near the FPGA ground pin itself.



8-1. FPGA Remote Sense Example

8-2 shows the more generalized case for remote sensing.



8-2. Remote Sense Diagram

During steady state operation, VSENSE will be equal to the reference voltage, VREF (0.6V typical). By appropriately setting the resistor divider for VSNS+ and by connecting VSNS- to the remote ground, the output voltage value across the load, VLOAD, can be set using 式 1. TI recommends 1% tolerance or better resistors. Start with a 10kΩ for RFB\_TOP and use 式 1 to calculate RFB\_BOT. To improve efficiency at light loads, consider using larger value resistors. If the values are too high, the regulator is more susceptible to noise and voltage errors.

$$R_{FB\_BOT} = \frac{V_{REF}}{V_{OUT(set)} - V_{REF}} \times R_{FB\_TOP} \tag{1}$$

where

- VREF = 0.6V (typ)
- VOUT(set) = voltage set point; this is the voltage regulated across the load

When utilizing the differential sensing feature, VSNS- is connected to the remote ground, and any voltage at the remote ground will offset the reference voltage on the non-inverting input to the error amplifier the corresponding amount (VEA+ = VREF + PGND\_REMOTE). This offset at the error amplifier will then command a different output, VOUT\_LOCAL. This output voltage will ensure the programmed voltage is seen across the load itself, VLOAD. Therefore, it should be noted that VOUT\_LOCAL will likely be a higher voltage in order to regulate VLOAD to the desired value.



If differential sensing is not required, connect VSNS- to GND. Then  $V_{REF}$  will appear on the non-inverting input of the error amplifier. In this configuration, the behavior is the same as standard, non-differential feedback. Therefore, only  $R_{parasitic1}$  is accounted for, not  $R_{parasitic2}$ .

VSNS+ is a high impedance input with minimal leakage current. For proper operation, VSNS- outputs a small bias current of approximately 10 $\mu$ A. Therefore, this current will result in a small voltage drop across  $R_{parasitic\_VSNS-}$  and  $R_{parasitic2}$ . This voltage drop adds a small error term to the VSNS- pin; however, if these parasitic resistances are minimized, the error term is generally negligible.

This remote sensing architecture is capable of sensing offsets between the remote and local ground of  $\pm 100$ mV. Therefore, the difference between PGND<sub>LOCAL</sub> and PGND<sub>REMOTE</sub> must be under 100mV.

### 8.3.3.1 Minimum Output Voltage

Like all current-mode control buck converters, there is a minimum configurable output voltage. First, the output voltage can never be lower than the internal voltage reference of 0.6V (typ). Additionally, the minimum on time,  $t_{on(min)}$ , will limit the minimum output voltage.  $t_{on(min)}$  is specified as 250ns (max). See the [Electrical Characteristics](#) for more information. The minimum output voltage is approximated by 式 2.

$$V_{OUT(min)} \approx V_{IN} \times t_{ON(min)} \times f_{SW} \quad (2)$$

In this equation:

- $V_{OUT(min)}$  is the minimum possible output voltage
- $V_{IN}$  is the input voltage for the application
- $t_{on(min)}$  is the minimum on-time; use the maximum  $t_{on(min)}$  value for the worst case calculation
- $f_{SW}$  is the switching frequency; use the maximum possible  $f_{SW}$  for the worst case calculation

表 8-1 shows calculated minimum output voltages for selected values of  $f_{SW}$  and  $V_{IN}$  assuming  $t_{on(min)} = 250$ ns.

**表 8-1. Calculated Minimum Output Voltages**

$f_{sw}$	$V_{IN}$	$V_{OUT(min)}$
100kHz	5V	0.6V <sup>(1)</sup>
	12V	0.6V <sup>(1)</sup>
	14V	0.6V <sup>(1)</sup>
500kHz	5V	0.625V
	12V	1.5V
	14V	1.75V
1MHz	5V	1.25V
	12V	3V
	14V	3.5V

(1) The calculated value is lower, but the minimum is limited to  $V_{REF}$  itself which is typically 0.6V.

### 8.3.3.2 Maximum Output Voltage

The TPS7H4011 has a maximum output voltage due to the minimum off time,  $t_{off(min)}$ . This minimum off time is not due to an internal charge pump like some buck regulators. Instead, the minimum off time is to ensure switching noise and internal circuitry behavior does not cause excessive duty cycle jitter. The maximum output voltage is approximated by 式 2.

$$V_{OUT(max)} \approx V_{IN} \times (1 - t_{OFF(min)} \times f_{SW}) \quad (3)$$

In this equation:

- $V_{OUT(max)}$  is the maximum possible output voltage
- $V_{IN}$  is the input voltage for the application
- $t_{off(min)}$  is the minimum off-time
- $f_{SW}$  is the switching frequency

表 8-2 shows calculated maximum output voltages for selected values of  $f_{SW}$  and  $V_{IN}$  assuming  $t_{off(min)} = 306\text{ns}$ .

**表 8-2. Calculated Maximum Output Voltages**

$f_{sw}$	$V_{IN}$	$V_{OUT(max)}$
100kHz	5V	4.85V
	12V	11.63V
	14V	13.57V
500kHz	5V	4.24V
	12V	10.16V
	14V	11.86V
1MHz	5V	3.47V
	12V	8.33V
	14V	9.72V

### 8.3.4 Enable

When the enable pin is low, the device will enter shutdown mode and not regulate the output voltage. Normally, an external resistor divider from  $V_{IN}$  to GND is used to feed EN. The resistors can be appropriately sized to turn on the device when a desired preset input voltage is reached as shown in 式 4. This can be used to create an adjustable UVLO to compliment the default internal UVLO voltage on the  $V_{IN}$  and  $P_{VIN}$  pins.

$$R_{EN\_BOT} = \frac{V_{EN(rising)}}{V_{IN(rising)} - V_{EN(rising)}} \times R_{EN\_TOP} \quad (4)$$

where

- $V_{IN(rising)}$  = the  $V_{IN}$  value that will cause EN to go high
- $V_{EN(rising)} = 0.61\text{V}$  (typ)
- $R_{EN\_TOP}$  = feedback resistor from  $V_{IN}$  to EN
- $R_{EN\_BOT}$  = feedback resistor from EN to GND

The EN pin has 100mV (typ) of hysteresis. Therefore, 式 5 can be used to calculate the  $V_{IN(falling)}$  voltage.

$$V_{IN(falling)} = V_{EN(falling)} \times \frac{R_{EN\_TOP} + R_{EN\_BOT}}{R_{EN\_BOT}} \quad (5)$$

where

- $V_{IN(falling)}$  = the  $V_{IN}$  value that will cause EN to go low and turn-off the TPS7H4011
- $V_{EN(falling)}$  = 0.51V (typ)

Alternatively, the EN pin may be driven directly from a microcontroller or FPGA. The low voltage threshold of the enable pin aids in support of 1.1, 1.8, 2.5, and 3.3V logic levels.

### 8.3.5 Fault Input (FAULT)

An input FAULT pin is provided to aid in fault management. When the applied voltage exceeds  $V_{FAULT(rising)}$  (typically 0.6V) for longer than  $t_{FAULT(min)}$  (maximum of 1.4 $\mu$ s), the device stops switching. The device remains in this fault state until the FAULT pin voltage is reduced below  $V_{FAULT(falling)}$  (typically 0.5V). Once the fault state is removed, the TPS7H4011 waits  $t_{FAULT(delay)}$  seconds (typically 31 switching periods). This delay gives the system time to clear the fault before resuming regulation with soft start.

☒ 8-3 shows an example of the FAULT pin being externally driven high. This can be from a system microcontroller or monitor.




図 8-3. FAULT Pin Waveforms From External Signal

Figure 8-4 shows an example where FAULT is driven by a resistor divider from a monitored voltage (such as VIN or VOUT). By appropriately selecting the resistor divider, FAULT will be triggered when a voltage value is reached. Therefore, the FAULT pin can be configured to provide OVP (overvoltage protection).




Figure 8-4. FAULT Pin Waveforms From External Resistor Divider

### 8.3.6 Power Good (PWRGD)

The PWRGD pin is an open-drain output that is asserted when the output voltage reaches an appropriate range. The PWRGD pin may be pulled-up through a resistor to VOUT or to another voltage level within the device recommended operating conditions. Select the resistor size to keep the maximum current sunk by PWRGD to under the recommended operating condition current maximum of 2mA. Generally a pull up resistor of 10kΩ is sufficient. Using a larger value resistor will minimize power dissipation but may allow switching noise to couple into the PWRGD signal due to the weaker pull-up.

PWRGD will be asserted or deasserted when VOUT is within a certain percentage of its programmed value. This is accomplished by comparing the voltage on VSENSE ( $VSENSE = VSNS+ - VSNS-$ ) to  $(V_{REF} + VSNS-)$ . This enables the use of the same power good levels whether or not differential remote sensing is utilized. If differential remote sensing is not utilized (which means  $VSNS- = GND$ ), then it is simplified so that the voltage on VSNS+ is compared to  $V_{REF}$ .

For example, when VSENSE reaches  $PWRGD_{LOW\_R\%}$  (typically 95%) of its final value, PWRGD is asserted. When VSENSE falls below  $PWRGD_{LOW\_F\%}$  (typically 92%), PWRGD is deasserted. See Figure 8-5 for these waveforms.




図 8-5. Power Good Low Thresholds

Power good also has a threshold if an overvoltage event occurs on VOUT. For example, when VSENSE reaches  $PWRGD_{HIGH\_R\%}$  (typically 108%) of its final value, PWRGD is deasserted. When VSENSE falls below  $PWRGD_{HIGH\_F\%}$  (typically 105%), PWRGD is asserted. See 図 8-6 for these waveforms.




図 8-6. Power Good High Thresholds

The PWRGD is in a defined state when the VIN input voltage is greater than 2V but has reduced current sinking capability. The PWRGD achieves full current sinking capability by the time VIN reaches 4.5V. See  $VIN_{MIN\_PWRGD}$  in the [Electrical Characteristics](#).

In addition to the description of PWRGD above, PWRGD is deasserted during other conditions that cause regulation to stop such as:

- VIN or PVIN are in UVLO
- The device is in thermal shutdown
- The device EN pin is deasserted
- The device FAULT pin is asserted
- the COMP pin reaches the  $COMP_{SHDN}$  threshold (1.9V typical)

### 8.3.7 Adjustable Switching Frequency and Synchronization

There are multiple clocking mode options to enable use of both the programmable internal clock and an externally synchronized clock. This allows flexibility to synchronize devices to a system clock or to allow secondary TPS7H4011 devices to be synchronized to a primary TPS7H4011 device. All modes are listed in [表 8-3](#).

**表 8-3. Clock Modes**

MODE	INPUT CONFIGURATION FOR CLOCK			CLOCK	
	SYNCM INPUT	SYNC2 INPUT	RT	SYNC1 INPUT/ OUTPUT	SYNC2 OUTPUT
Internal clock: With output sync	SYNCM = GND	N/A	Resistor from RT to GND	Output $f_{SW}$ in phase	Output $f_{SW}$ 90° out of phase
Internal clock: No output sync	SYNCM = Float			No output	No output
External clock: Inverted sync, default $f_{SW}$	SYNCM = AVDD	SYNC2 = GND	Resistor from RT to GND	Input $f_{SW}$ 180° out of phase	N/A
External clock: Inverted sync, no default $f_{SW}$			Float	Input $f_{SW}$ 180° out of phase	N/A
External clock: Non-inverted sync, default $f_{SW}$		SYNC2 = AVDD	Resistor from RT to GND	Input $f_{SW}$ in phase	N/A
External clock: Non-inverted sync, no default $f_{SW}$			Float	Input $f_{SW}$ in phase	N/A


#### 8.3.7.1 Internal Clock Mode

The TPS7H4011 is configured for internal clock mode if the mode pin, SYNCM, is connected to GND or left floating. In internal clock mode (also sometimes called internal oscillator mode), a resistor is connected between the RT pin and GND to configure the switching frequency,  $f_{SW}$ , of the device. The nominal switching frequency is adjustable from 100kHz to 1MHz depending on the RT resistor value, which can be calculated using [式 6](#). [図 8-7](#) shows the relationship curve between the RT resistor value and the configurable switching frequency range. If SYNCM is connected to GND, a clock in phase with the switching frequency will be output on SYNC1 and a clock 90° out of phase will be output on SYNC2. This may be used for system monitoring or synchronizing additional devices as shown in [セクション 8.3.7.3](#). If this functionality is not desired, leave SYNCM floating (internally it will be set to an intermediate voltage), and SYNC1 and SYNC2 will not output any signal.

$$RT = 86,090 \times f_{SW}^{-1.104} \tag{6}$$

where

- RT in kΩ
- $f_{SW}$  in kHz




**図 8-7. Nominal RT vs Switching Frequency**

### 8.3.7.2 External Clock Mode

The TPS7H4011 is configured for external clock mode if the mode pin, SYNCM, is connected to AVDD (AVDD is the output voltage of the LDOCAP pin). In this mode, a clock is input on SYNC1 and the TPS7H4011 switching will be synchronized with the SYNC1 input. The polarity of SYNC1 is configured by SYNC2. If SYNC2 = AVDD, the TPS7H4011 device will switch in phase with SYNC1. If SYNC2 = GND, the TPS7H4011 device will switch 180° out of phase with SYNC1.

In external clock mode, RT may be left floating as it is not required to program the switching frequency with a resistor from RT to GND. However, a resistor from RT to GND must be configured (as shown in [セクション 8.3.7.1](#)) if it is desired to have a fallback default switching frequency if the input clock is not available (such as before the clock is provided to the TPS7H4011 device or during a clock fault). If RT is populated in this mode and no external clock signal is detected for  $t_{CLK\_E\_I}$  (typically 2 clock cycles), the TPS7H4011 will transition to the internal clock. This is shown in [図 8-8](#). If the external clock is again provided, it will switch back to the external clock in  $t_{CLK\_I\_E}$  (typically 1 clock cycle). This is shown in [図 8-9](#). When this configuration is utilized, program the internal clock frequency to the same nominal value as the external clock frequency.



**図 8-8. External to Internal Clock Transition**




図 8-9. Internal to External Clock Transition

The external clock may be provided by an oscillator, FPGA, or other suitable device. Alternatively, the external clock may be provided by another TPS7H4011 device that is configured in internal oscillator mode. This configuration is detailed in [セクション 8.3.7.3](#).


### 8.3.7.3 Primary-Secondary Synchronization

Primary-secondary device synchronization is a system level configuration that makes use of a primary device in internal clock mode and one to three secondary devices in external synchronization mode. Therefore, this configuration allows paralleling up to four devices in quadrature ( $90^\circ$  out of phase with each other) in order to obtain increased current output with minimized voltage ripple.

The primary device is configured in internal oscillator mode by setting  $\text{SYNCM} = \text{GND}$  and the desired frequency programmed by using the RT pin as described in [セクション 8.3.7.1](#). The secondary devices are configured by setting  $\text{SYNCM} = \text{AVDD}$ . Therefore, the primary SYNC1 and SYNC2 output clock signals, in combination with the secondary device SYNC2 states, can be used to connect two, three, or four devices in parallel. Under this configuration, two devices can be programmed  $180^\circ$  out of phase or four devices can be programmed  $90^\circ$  out of phase (three devices will result in two device pairs  $90^\circ$  out of phase and one device pair  $180^\circ$  out of phase).


図 8-10 shows the output of SYNC1 and SYNC2 of the primary device. The SYNC1 to SW delay ( $t_{\text{SYNC}_D}$ ) is not shown. This delay is generally not critical when secondary devices are synchronized to the primary device as they all have similar input and output delays.





8-10. SYNC1 and SYNC2 Output in Primary Device (Without SYNC1 to SW Delay Shown)

The SYNC1 and SYNC2 output are connected to the secondary devices to provide proper synchronization. 8-11 shows the configuration and waveforms for four devices in parallel.



8-11. Parallel Operation With Four Devices

8-12 shows the configuration and waveforms for three devices in parallel.




図 8-12. Parallel Operation With Three Devices

図 8-13 shows the configuration and waveforms for two devices in parallel.





図 8-13. Parallel Operation With Two Devices

図 8-14 shows a simplified schematic of two devices in parallel. Tie together the signals colored blue for parallel operation. See セクション 9.2.4 for additional information.



**8-14. Simplified Parallel Schematic**

### 8.3.8 Turn-On Behavior

The device will enter into a pulse-skipping mode (hysteretic mode) during startup in the event that VSENSE is greater than the voltage at the SS\_TR pin. During this period, the high-side switch will remain off and the low-side switch will remain on until VSENSE again falls below the voltage at SS\_TR. This is because a lower output voltage is needed than that supported by the minimum on time.

Thus, instantaneous output pulses can be higher or lower than the desired voltage. This behavior is evident when operating at high frequency with high bandwidth or with high VIN to VOUT ratios. When the minimum on-pulse is greater than the minimum controllable on-time, the pulse-skipping behavior is generally not observed at startup.

#### 8.3.8.1 Soft-Start (SS\_TR)

A capacitor at the SS\_TR pin is utilized in order to slow the rise of the internal reference voltage,  $V_{REF(internal)}$ . By slowing the rise of the reference voltage during startup, the output voltage slew rate will be controlled. This is useful to prevent excessive inrush current.

Measured soft start time for the SS\_TR voltage to rise from 10% to 90% of its value are detailed in the [Electrical Characteristics](#). Generally a 22nF or larger ceramic  $C_{SS}$  capacitor is recommended; however, values down to 5.6nF are shown if a faster startup is desired. Additionally, 式 7 can be used to approximate startup equations for arbitrary capacitor values.

$$t_{SS} = 0.25 \times C_{SS} \quad (7)$$

where

- $t_{SS}$  in ms
- $C_{SS}$  in nF

Note that the SS\_TR pin follows that of an RC charging circuit curve. Therefore, the output voltage follows a similar curve.

When any of the following scenarios occur, the SS\_TR pin is discharged through the internal  $R_{SS(discharge)}$  pull-down resistor (typically 442 $\Omega$ ):

- the input UVLO is triggered,
- the EN pin is pulled below  $V_{EN(falling)}$  (0.51V typical)
- the FAULT pin is pulled above  $V_{FAULT(rising)}$  (0.6V typical)
- the COMP pin reaches the  $COMP_{SHDN}$  threshold (1.9V typical)
- a thermal shutdown event occurs

When the SS\_TR pin is discharged, the device cannot restart again until it has discharged to below  $SS_{startup}$  (typically 20mV) in order to ensure proper soft-start behavior.


#### 8.3.8.2 Safe Start-Up Into Prebiased Outputs

The device prevents the low-side MOSFET from continuously discharging a prebiased output.

#### 8.3.8.3 Tracking and Sequencing


Many of the common power-supply sequencing methods can be implemented using the SS\_TR, EN, and PWRGD pins.

The sequential method is shown in [Figure 8-15](#) using two TPS7H4011 devices. The PWRGD pin of the first device is coupled to the EN pin of the second device, which enables the second power supply after the primary supply reaches regulation. If a further delay is desired between sequencing the first and second device, an optional  $C_{PWRGD}$  capacitor may be included on PWRGD as well. This will cause an RC delay based on the value of the power good pull-up resistor and capacitor utilized.



**図 8-15. Sequential Start-Up Sequence**

図 8-16 shows the method implementing ratiometric sequencing by connecting the SS\_TR pins of two devices together. The regulator outputs ramp up and reach regulation at the same time. Note that in this configuration, the SS\_TR voltage tends towards the average of the two parts since SS\_TR is the internal voltage reference of the device. This will cause some additional voltage error on the outputs of each device. This is because the precise  $V_{REF}$  utilized for the control loop takes into account the offset of each individual devices error amplifier only when operating with its own SS\_TR.



**図 8-16. Ratiometric Start-Up Sequence**

### 8.3.9 Protection Modes

The following protection modes are detailed in the following sections:

- Overcurrent Protection: [セクション 8.3.9.1](#)
  - High-Side 1 Overcurrent Protection (HS1): [セクション 8.3.9.1.1](#)
  - High-Side 2 Overcurrent Protection (HS2): [セクション 8.3.9.1.2](#)
  - COMP Shutdown: [セクション 8.3.9.1.3](#)
  - Low-Side Overcurrent Sinking Protection: [セクション 8.3.9.1.4](#)
- Output Overvoltage Protection (OVP): [セクション 8.3.9.2](#)
- Thermal Shutdown: [セクション 8.3.9.3](#)

#### 8.3.9.1 Overcurrent Protection

The TPS7H4011 device employs multiple overcurrent protection mechanisms. The device is primarily protected from overcurrent conditions with cycle-by-cycle current limiting for the high-side MOSFET. This current limit is termed high side 1 overcurrent protection (HS1), and its value is selectable between four distinct current limits by utilizing the ILIM pin. Additional secondary protection is provided through high side 2 overcurrent protection (HS2). Finally, tertiary protection is provided through COMP shutdown. In addition to the various high-side current limit protections, a low-side sinking overcurrent protection mechanism is also provided by the TPS7H4011. These current protection mechanisms are detailed in the subsequent sections

##### 8.3.9.1.1 High-Side 1 Overcurrent Protection (HS1)

The device implements current mode control, which uses the COMP pin voltage to control the turn-off of the high-side MOSFET and the turn-on of the low-side MOSFET on a cycle-by-cycle basis. Each cycle the switch current and the current reference generated by the COMP pin voltage are compared. When the peak switch current intersects the programmed high side current,  $I_{OC\_HS1}$ , the high-side switch is immediately turned off (although the high side will be on for at least the minimum on time,  $t_{ON}$ ).

HS1 is implemented utilizing the COMP voltage. As the device approaches  $I_{OC\_HS1}$ , COMP increases which causes the  $g_{mps}$  of the device to approach zero. Therefore, at high enough values of COMP, the output current is essentially clamped to the selected value. This functionality is shown in the simplified waveforms of [図 8-17](#).




図 8-17. High-Side 1 Overcurrent Protection

The high side 1 overcurrent protection (HS1) threshold value is selectable between four distinct current limits by utilizing the ILIM pin. By limiting the current to a specific value, an inductor may be appropriately sized to handle the maximum current.

The overcurrent limit is programmed by the voltage on the ILIM pin as a percentage of AVDD (LDOCAP output). Therefore, a resistor divider from AVDD to GND should feed ILIM. 表 8-4 shows suggested resistor divider values. Other values using the same ratio are also acceptable. 表 8-4 also shows suggested maximum DC output currents for a selected current limit (though the precise amount of output current supported depends on the ripple current for a given configuration).


表 8-4. ILIM Connections

$I_{OUT}$ (MAX SUGGESTED DC) (A)	$I_{OC\_HS1}$ (TYP) (A)	$R_{ILIM\_TOP}$ (k $\Omega$ )	$R_{ILIM\_BOT}$ (k $\Omega$ )
3	5.6	$\infty$	0
6	9	100	49.9
9	13.4	49.9	100
12	18.3	0	$\infty$

### 8.3.9.1.2 High-Side 2 Overcurrent Protection (HS2)

Sometimes, the HS1 current limit is not sufficient to protect the device. For example, a short circuit may be so aggressive that even if the high side is only on for the minimum on time,  $t_{ON}$ , the current would continue to rise. To mitigate this risk, the TPS7H4011 implements a secondary overcurrent protection in the form of high-side overcurrent protection 2 (HS2).

The HS2 current limit is reached when the current through the high side MOSFET meets or exceeds  $I_{OC\_HS2}$ . To prevent sustained current increase, the next four high-side cycles are skipped while the low side MOSFET remains on in order to discharge the inductor. The simplified waveforms of this operation are shown in [Figure 8-18](#).



**Figure 8-18. High-Side 2 Overcurrent Protection**

Just as the voltage on the ILIM pin sets the high-side 1 current limit, it also sets the high-side 2 current limit. [Table 8-5](#) shows the resulting high-side 2 current limit values that result from utilizing the same suggested resistor divider values as the high-side 1 current limit in [Table 8-4](#).

**Table 8-5. ILIM Connections**

$I_{OUT}$ (MAX SUGGESTED DC) (A)	$I_{OC\_HS2}$ (TYP) (A)	$R_{ILIM\_TOP}$ (k $\Omega$ )	$R_{ILIM\_BOT}$ (k $\Omega$ )
3	6.6	$\infty$	0
6	11.1	100	49.9
9	17	49.9	100
12	23.9	0	$\infty$




### 8.3.9.1.3 COMP Shutdown

Since the voltage on the COMP pin is proportional to the device output current, by clamping the COMP voltage, another method is achieved to protect the device from overcurrent events. Specifically, if COMP rises above COMP<sub>SHDN</sub> (typically 1.9V), the part will shutdown after a small delay time, t<sub>COMP(delay)</sub>.

This feature is a complement to the HS1 and HS2 current limits. Since the slew rate of COMP is limited by the overall loop bandwidth and by the drive strength of the error amplifier, the time it takes COMP to reach COMP<sub>SHDN</sub> during a fault depends on the loop compensation and specific type of fault. During most faults, HS1 will be reached before COMP reaches COMP<sub>SHDN</sub>. HS2 will often be reached before COMP reaches COMP<sub>SHDN</sub>; however depending on the fault type, COMP may reach COMP<sub>SHDN</sub> and disable the part before HS2 is reached. Consequently, COMP<sub>SHDN</sub> can be thought of as a type of fail-safe.

After COMP reaches COMP<sub>SHDN</sub> and t<sub>COMP(delay)</sub> passes, the device stops switching and begins discharging the SS<sub>TR</sub> pin through a pull-down resistance, R<sub>SS(discharge)</sub> (typically 442Ω). The part will not attempt a restart until SS<sub>TR</sub> has discharged to SS<sub>startup</sub> (typically 20mV). This provides a cool down period for the TPS7H4011. Note that this discharge time is directly dependent upon the value of the soft start capacitor, C<sub>SS</sub>. An example of the COMP shutdown functionality is shown in the simplified waveforms of [Figure 8-17](#).



**Figure 8-19. COMP Shutdown Protection**

Additionally, COMP may reach COMP<sub>SHDN</sub> if an aggressive load step is applied to the output load and a high loop bandwidth is utilized. This is because in this situation, COMP can slew higher faster than the load can respond. This can be avoided through a compensation network that is appropriately designed for the worse case load step.

#### 8.3.9.1.4 Low-Side Overcurrent Sinking Protection

It is possible for the low-side MOSFET to sink current from the load (such as during light load operation). In certain situations (such as a high current load being suddenly removed or VOUT being raised above the set point), the low-side sink current can become excessive. Therefore, low-side overcurrent sinking protection is provided.

If the low-side sinking current limit is exceeded, the low-side MOSFET is turned off immediately for the rest of that clock cycle. In this scenario, both MOSFETs are off until the start of the next cycle. When the low-side MOSFET turns off, the switch node voltage increases and forward biases the high-side MOSFET parallel body diode (the high-side MOSFET is still off at this stage).

#### 8.3.9.2 Output Overvoltage Protection (OVP)

The device incorporates an output overvoltage protection (OVP) circuit to minimize output voltage overshoot. The OVP circuit engages when  $V_{SENSE} \geq [PWRGD_{HIGH\_R\%} \times (V_{REF} + VSNS-)]$ . Typically, this means the OVP circuitry engages when VOUT rises above 108% of its nominal value. When OVP is active, the high-side FET stays off and the low-side FET stays on to quickly discharge VOUT.

An example that could cause an overvoltage condition is when the power supply output is overloaded for a sustained period of time. Therefore, the error amplifier compares the actual output voltage to the reference voltage. If the VSENSE pin voltage is lower than the reference voltage for a considerable time, the output of the error amplifier demands maximum output current. After the condition is removed, the regulator output rises and the error amplifier output transitions to the steady-state voltage. In some applications with small output capacitance, the power supply output voltage can respond faster than the error amplifier. This leads to the possibility of an output overshoot. The OVP feature minimizes this overshoot.

If the VSENSE pin voltage is greater than the OVP threshold, the high-side MOSFET is turned off, preventing current from flowing to the output and minimizing output overshoot. When the VSENSE voltage drops lower than the OVP threshold, the high-side MOSFET is allowed to turn on at the next clock cycle.

#### 8.3.9.3 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 170°C (typical). The device re-initiates the power-up sequence when the junction temperature drops below 135°C (typical). The thermal shutdown protection aims to keep the device as cool as possible during overtemperature conditions.

### 8.3.10 Error Amplifier and Loop Response

Figure 8-20 shows a simplified model for the device control loop. It can be utilized to aid in determining the frequency response and transient response of the buck regulator system. The simplified model is composed of an operational transconductance error amplifier (OTA), the power stage, external feedback, and external compensation. The effects of slope compensation are not shown in this model. More information on the error amplifier and power stage are shown in the subsequent sections (Section 8.3.10.1 and Section 8.3.10.2 respectively).




Figure 8-20. Simplified Small Signal Model For Loop Response

#### 8.3.10.1 Error Amplifier

The TPS7H4011 device utilizes a transconductance error amplifier. The error amplifier compares the VSNS+ voltage to the internal  $V_{REF}$  voltage reference. If differential remote sensing is utilized, this creates an offset on  $V_{REF}$  of VSNS-. In effect,  $(VSNS+ - VSNS-)$  is compared to  $V_{REF}$ .

The transconductance of the error amplifier is typically  $1,650\mu\text{S}$  ( $\mu\text{A/V}$ ). The frequency compensation network is connected between the COMP pin and GND. The error amplifier DC gain is typically  $11,500\text{V/V}$ . The error amplifier output resistance is  $7\text{M}\Omega$  (typ).

#### 8.3.10.2 Power Stage Transconductance

To optimize the overall device behavior at different current levels, the TPS7H4011 is designed to have a power stage transconductance,  $g_{mPS}$ , that depends upon the configured current limit. The current limit is configured utilizing ILIM as described in Section 8.3.9.1.1. Table 8-6 shows the resulting  $g_{mPS}$  at various values of ILIM for a nominal value of  $V_{COMP}$  (ranging from 0.6V to 0.75V depending on the configured ILIM). The Electrical Characteristics table shows additional values of  $g_{mPS}$  for various conditions.

Table 8-6. ILIM Connections and Resulting  $g_{mPS}$

$I_{OUT}$ (MAX SUGGESTED) (A)	$g_{mPS}$ (TYP) (S)	$R_{ILIM\_TOP}$ (k $\Omega$ )	$R_{ILIM\_BOT}$ (k $\Omega$ )
3	7.2	$\infty$	0
6	11	100	49.9
9	16.1	49.9	100
12	22.4	0	$\infty$

#### 8.3.10.3 Slope Compensation

The desired slope compensation, SC, can be configured with a resistor from the RSC pin to GND. The TPS7H4011 device adds a compensating ramp to the switch current signal for all duty cycles. Various values of

RSC and the resulting slope compensation are shown in the [Electrical Characteristics](#). 式 8 is provided to approximate the value of RSC needed to achieve a desired slope compensation.

$$R_{SC} = 0.208 \times g_{mps} \times SC^{-1.5} \times f_{SW} \quad (8)$$

where

- $R_{SC}$  is the suggested value of resistance in k $\Omega$  to achieve the desired slope compensation
- $g_{mps}$  is the power stage gain in S (select the nominal value for the utilized current limit)
- SC is the positive desired value of slope compensation in A/ $\mu$ s (note that the [Electrical Characteristics](#) gives this value as a negative unit)
- $f_{SW}$  is the switching frequency in kHz

For additional guidance on selecting slope compensation values, see [セクション 9.2.2.9](#) in the application section.

#### 8.3.10.4 Frequency Compensation

External frequency compensation is required for the TPS7H4011. There are several industry techniques used to compensate DC-DC regulators. For the TPS7H4011, type 2A compensation is most often recommended though other approaches are acceptable. See [セクション 9.2.2.10](#) in the application section for a specific example.

### 8.4 Device Functional Modes

The device uses fixed frequency, peak current mode control. As a synchronous buck converter, the device normally operates in continuous current mode under all load conditions. The output voltage is divided down through external resistors and VSENSE is compared to an internal voltage reference by an error amplifier, which drives the COMP pin. An internal oscillator initiates the turn on of the high-side power switch. The error amplifier output is converted into a current reference, which is compared to the high-side power switch current. When the power switch current reaches the current reference generated by the COMP voltage level, the high-side power switch is turned off and the low-side power switch is turned on.

## 9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TPS7H4011 is a radiation hardened synchronous buck converter. The device is utilized to convert a higher DC input voltage to a lower DC output voltage at a maximum of 12A. It can be used over an input voltage range of 4.5V to 14V.

### 9.2 Typical Application




図 9-1. Typical Application Schematic

## 9.2.1 Design Requirements

表 9-1. Design Parameters

DESIGN PARAMETER	DESIGN VALUE
Input voltage	12V ± 5%
Output voltage	3.3V ± 1%
Maximum output current	12A
Transient response 12A load step	ΔVOUT = 2.5%
Output voltage ripple	20mVpp
Start input voltage (rising VIN)	10V
Switching frequency	500kHz

## 9.2.2 Detailed Design Procedure

### 9.2.2.1 Operating Frequency

The first step is to decide on a switching frequency for the regulator. There is a trade off between higher and lower switching frequencies. Higher switching frequencies may produce a smaller solution size by allowing lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. However, the higher switching frequency causes extra switching losses, which hurt the converter's efficiency and thermal performance. In this design, a switching frequency of 500kHz is selected. Using 式 6, an RT resistor of 90.9kΩ is selected.

### 9.2.2.2 Output Inductor Selection

To calculate the value of the output inductor, use 式 10.  $K_L$  is a coefficient that represents the amount of inductor ripple current relative to the maximum output current,  $I_{OUT}$ , as shown in 式 9. Since the output capacitors must have a ripple current rating greater than or equal to the inductor ripple current, choosing a high inductor ripple current impacts output capacitors selection. In general, the inductor ripple value is at the discretion of the designer depending on specific system needs. Typical values for  $K_L$  range from 10% to 50%. For low output currents, the value of  $K_L$  could be increased to reduce the value of the output inductor.

$$K_L = \frac{I_{ripple}}{I_{OUT}} \quad (9)$$

$$L = \frac{VIN(max) - VOUT}{I_{OUT} \times K_L} \times \frac{VOUT}{VIN(max) \times f_{SW}} \quad (10)$$

For this design example, use  $K_L = 18\%$  and  $VIN(max) = 12.6V$  (12V + 5%). The calculated inductor value is 2.26μH and the closest available inductor of 2.2μH is selected. The resulting ripple current can be calculated using 式 11. It is found to be 2.2A for this design.

$$\Delta I_L = \frac{VIN(max) - VOUT}{L} \times \frac{VOUT}{VIN(max) \times f_{SW}} \quad (11)$$

For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS current can be found from 式 12 and peak inductor current can be found from 式 13.

$$I_{L(rms)} = \sqrt{I_{OUT}^2 \times \frac{1}{12} \times \left( \frac{VOUT \times (VIN(max) - VOUT)}{VIN(max) \times L \times f_{SW}} \right)^2} \quad (12)$$

$$I_{L(peak)} = I_{OUT} + \frac{I_{L(ripple)}}{2} \quad (13)$$

For this design, the RMS inductor current is 12A, and the peak inductor current is 13.11A. To satisfy this requirement, a Kemet MPX1D1250L2R2 inductor is selected. This inductor has a saturation current rating of 28.5A and an RMS current rating of 21A.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults, or transient load conditions, the inductor current can increase above the previously calculated peak inductor current level. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the maximum switch current limit, rather than the peak inductor current.

It is suggested to set the typical current limit value at least 25% higher than the peak inductor current to ensure sufficient margin before the current limit is engaged. This would result in a typical suggested current limit of 16.3875A. Selecting the maximum current limit results in a high-side 1 current limit of 18.3A (typ). Connect ILIM to AVDD to use the maximum current limit as described in [セクション 8.3.9.1.1](#). This current limit results in a nominal  $g_{mps}$  of 22.4S when  $V_{COMP} = 0.6V$  and a  $g_{mps}$  of 20.4A when  $I_{OUT} = 12A$ .

### 9.2.2.3 Output Capacitor Selection

There are several considerations in determining the value of the output capacitor. The selection of the output capacitor is driven by both the desired output voltage ripple, and the allowable voltage deviation due to a large, abrupt change in load current (load step). For space applications, the value of capacitance also has to account for the mitigation of single event effects (SEE). The output capacitance needs to be selected based on the more stringent of these three criteria. When selecting the capacitors, care should be taken to select capacitors with a sufficient voltage rating, temperature rating, and consideration of any effective capacitance changes due to DC bias effects. It is also important to note that the value of the output capacitor directly influences the modulator pole of the converter frequency response, as described in [セクション 9.2.2.10](#).

The first criteria to consider is the desired response to a load step. This generally occurs when the regulator is temporarily not able to supply sufficient output current during a large, fast increase in the current needs of the load. This may occur during a transition from no load to full load, or when powering an FPGA with large current swings. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. [式 14](#) shows the minimum output capacitance, from the electrical point of view, necessary to accomplish this.

$$C_{OUT} \geq \frac{2 \times \Delta I_{OUT}}{f_{SW} \times \Delta V_{OUT}} \quad (14)$$

Where  $\Delta I_{OUT}$  is the change in output current,  $f_{SW}$  is the regulator switching frequency, and  $\Delta V_{OUT}$  is the allowable change in the output voltage. For this example, the transient load response is specified as a 2.5% change in  $V_{OUT}$  for a load step of 12A. This results in a minimum capacitance of 582 $\mu$ F. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation. However, for space applications and large capacitance values, tantalum capacitors are typically used, which have a certain ESR value to take into consideration.

The next criteria is to calculate the required capacitance to meet the output voltage ripple requirements using [式 15](#) where  $V_{OUT_{ripple(desired)}}$  is the maximum allowable output voltage ripple, and  $\Delta I_L$  is the inductor ripple current. In this case, the maximum desired output voltage ripple is 20mV, and the inductor ripple current is 2.2A. Under these conditions, a minimum capacitance value of 28 $\mu$ F is calculated.

$$C_{OUT} \geq \frac{\Delta I_L}{8 \times f_{SW} \times V_{OUT_{ripple(desired)}}} \quad (15)$$

Finally, the ESR of the capacitor must be considered when meeting the output voltage ripple requirements using [式 16](#). It is determined that an ESR value of 9m $\Omega$  or less is required.

$$ESR \leq \frac{V_{OUT_{ripple(desired)}}}{\Delta I_L} \quad (16)$$

Additional capacitance deratings for aging, temperature, and DC bias should be factored in, which increases the minimum required output capacitance value. Additionally, capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. The selected bank of output capacitors must handle the ripple current calculated in 式 11.

For this specific design, taking into consideration all of the above requirements, 3x330μF T530 Tantalum capacitors are selected with a resulting combined ESR of 1.9mΩ at the 500kHz switching frequency. Additionally, a 22μF and 1μF ceramic capacitor are added in parallel for high frequency filtering. This results in a total capacitance of 1.013mF.

式 17 can be used as an approximation to calculate the resulting output voltage ripple when considering both the capacitance and ESR. For this design, the resulting output ripple estimation is 4.7mV.

$$V_{OUT\text{ ripple}} \approx \frac{\Delta I_L}{8 \times f_{SW} \times C_{OUT}} + ESR \times \Delta I_L \quad (17)$$

#### 9.2.2.4 Input Capacitor Selection

The input supply to the TPS7H4011 must be well regulated with sufficient capacitor bypassing for proper electrical performance. While a minimum ceramic capacitor of at least 4.7μF effective capacitance near the PVIN and VIN inputs is required, additional bulk capacitance is generally required to handle the high input currents. Similar to the output capacitor selection, when selecting the input capacitors, care should be taken to select capacitors with a sufficient voltage rating, temperature rating, and consideration of any effective capacitance changes due to DC bias effects. The capacitor must also have a ripple current rating greater than the maximum input current ripple as calculated using 式 18. For this design,  $I_{CINrms}$  is calculated to be 5.4A.

$$I_{CINrms} = I_{OUT} \times \sqrt{\frac{V_{OUT} \times (V_{IN(min)} - V_{OUT})}{V_{IN(min)}}} \quad (18)$$

The minimum input capacitance can then be calculated by using 式 19 and selecting a maximum desired input ripple voltage,  $\Delta V_{IN\text{ desired}}$ . For this design, a 20mV input voltage ripple maximum is used, resulting in a minimum input capacitance of 300μF.

$$C_{IN} \geq \frac{I_{OUT} \times 0.25}{\Delta V_{IN\text{ desired}} \times f_{SW}} \quad (19)$$

Note, however, that 式 19 does not include the effects of ESR on the input ripple voltage. Therefore, additional capacitance is utilized. Specifically, 7x100μF Tantalum capacitors are used along with 2x22μF, 1x10μF, 1x4.7μF, and 3x0.1μF ceramic capacitors are selected for a total input capacitance of 759μF.

#### 9.2.2.5 Soft-Start Capacitor Selection

The soft-start capacitor  $C_{SS}$ , determines the amount of time it takes for the output voltage to reach its nominal programmed value during power up. This is useful if a load requires a controlled voltage slew rate. This is also used if the output capacitance is large (as is typical with space grade buck converters), which would require a large amount of current to quickly charge the capacitor to the output voltage level. The large currents necessary to charge the capacitor may make the TPS7H4011 reach the current limit, draw excessive current from the input power supply, or cause the input voltage rail to sag. Limiting the output voltage slew rate solves these problems. The soft-start capacitor value can be calculated using 式 7.

A reasonable soft start time for many space grade buck regulators is 5.8ms, which results in a  $C_{SS}$  capacitor of 22nF.

#### 9.2.2.6 Rising VIN Set Point (Configurable UVLO)

An external resistor divider from VIN to GND is used to enable the TPS7H4011 when a desired preset input voltage is reached. In effect, this acts as an adjustable UVLO. First, 10V is selected as the desired turn-on voltage ( $V_{IN(\text{rising})}$ ). Next,  $R_{EN\_TOP}$  of 54.2kΩ is selected as a reasonable tradeoff between a large enough



resistor to minimize power dissipation, but low enough to prevent excessive noise coupling to a high impedance node. 式 4 is then used to calculate an  $R_{EN\_BOT}$  of 3.52k $\Omega$ .

Since the enable pin has hysteresis, the resulting turn-off voltage can be calculated using 式 5. It is found that the  $V_{IN\_falling}$  is 9.3V. This means that once the regulator starts switching after rising above 10V ( $V_{IN\_rising}$ ), it will continue switching until falling below 9.3V.

### 9.2.2.7 Output Voltage Feedback Resistor Selection

The resistor divider network  $R_{FB\_TOP}$  and  $R_{FB\_BOT}$  is used to set the output voltage. For this design, 10k $\Omega$  was selected for  $R_{TOP}$ . Additionally, a 50 $\Omega$  resistor was placed in series with  $R_{FB\_TOP}$  to aid in measuring the control loop. Using the combined value of 10.05k $\Omega$  and 式 1,  $R_{BOTTOM}$  is calculated as 2.233k $\Omega$ . The nearest standard 0.1% resistor of 2.23k $\Omega$  was selected.

### 9.2.2.8 Output Voltage Accuracy

To determine the output voltage DC accuracy, the following sources of error are considered:

- $V_{REF}$  within the [Electrical Characteristics](#) table is the predominant source of error. This encompasses the error due to the reference voltage and error amplifier offset. The across temperature minimum of 0.595V, maximum of 0.603V, and typical of 0.6V results in an accuracy of  $-0.83\%$  and  $+0.5\%$ . If this error is instead centered around an average reference voltage of 0.599V, the accuracy is calculated as  $\pm 0.67\%$ .
- The  $V_{REF}$  specification is not measured in a switching, closed-loop configuration. [Figure 6-32](#) can be used to see the effects of output current (load regulation) and switching. However, it is seen that across the complete 12A load, there is only a  $+155\mu V$  and  $-43\mu V$  deviation. This deviation is considered small enough such that load regulation is not included in this accuracy calculation. Additionally, since a differential remote sense connection is provided, it is possible to regulate the voltage directly across the load, which compensates for load regulation error due to ground offsets.
- The external error due to the resistor tolerance of the  $R_{FB\_TOP}$  and  $R_{FB\_BOT}$  resistors need to be added. Since it is assumed the error is uncorrelated, it is decided to add the errors as a sum of squares. For the selected 0.1% tolerance  $R_{FB\_TOP}$  and  $R_{FB\_BOT}$  resistors, the total error is  $R(error) = \sqrt{(0.1\% + 0.1\%)^2} = \pm 0.14\%$ .

式 20 is used to calculate the system error for output voltage accuracy.

$$\text{System}_{(error)} = V_{REF(error)} + R_{FB(error)} \quad (20)$$

The negative system error calculation is  $\text{System}_{(error)} = -0.83\% - 0.14\% = -0.97\%$  and the positive system error is  $\text{System}_{(error)} = 0.5\% + 0.14\% = 0.64\%$ . Therefore, the total system error is calculated to be  $+0.64\%/-0.97\%$ . If the total system error is centered, this comes to  $\pm 0.81\%$ . These each meet the  $\pm 1\%$  accuracy target.

Lifetime drift data could similarly be added. Group C data may be used to aid in this calculation. For this example, it is assumed the lifetime drift is minimal compared to the other sources of error and it is therefore not added.

### 9.2.2.9 Slope Compensation Requirements

While one may choose different values of slope compensation for different applications, a commonly suggested ideal value for slope compensation is defined as the output voltage divided by the inductor size as shown in 式 21.

$$SC_{suggested} = \frac{di}{dt} = \frac{\Delta I_L}{\Delta t_{OFF}} = \frac{V_{OUT}}{L} \quad (21)$$

For this design, the suggested value is 1.5A/ $\mu s$ . Using 式 8, the suggested value of  $R_{SC}$  is calculated to be 1.155M $\Omega$ . However, in this specific application example, it was decided to have more slope compensation than suggested which provided additional margin and suitability of testing different configurations. Therefore, a value of 511k $\Omega$  is used which results in 2.6A/ $\mu s$ .

### 9.2.2.10 Compensation Component Selection

The control loop of the TPS7H4011 is described in [セクション 8.3.10](#). The component selection for compensating this device is as shown below. Other industry standard approaches for compensating a peak current mode control buck regulator are also acceptable.




図 9-2. Type II Compensation With Simplified Loop

1. Determine the desired crossover frequency,  $f_{CO(desired)}$ . A good starting rule of thumb is to set the crossover frequency to one-fifth to one-tenth of the switching frequency. This will generally provide a good transient response and ensure that the modulator poles do not degrade the phase margin. For this design, 40kHz was the selected target crossover frequency.
2. Determine the required gain from the compensated error amplifier using [式 22](#):

$$A_{VM} = \frac{2\pi \times f_{CO(desired)} \times C_{OUT}}{g_{mps}} \quad (22)$$

where  $g_{mps}$  is the power stage transconductance for the selected current limit. For this design with  $f_{CO(desired)} = 40\text{kHz}$ ,  $C_{OUT} = 1.013\text{mF}$ ,  $g_{mps} = 22.4\text{S}$ , a value for  $A_{VM}$  of 11.4V/V is obtained.

3.  $R_{COMP}$  can be determined by [式 23](#):

$$R_{COMP} = \frac{A_{VM}}{g_{mEA}} \times \frac{V_{OUT}}{V_{REF}} \quad (23)$$

where  $g_{mEA}$  is the transconductance of the error amplifier (1650 $\mu\text{S}$  typ) and  $V_{REF}$  is the reference voltage (0.6V typ). A value of 38k $\Omega$  is calculated and a nearby standard resistor of 43.2k $\Omega$  was selected.

4. Calculate the power stage dominate pole determined by [式 24](#):

$$f_{P,PS} = \frac{I_{OUT}}{2\pi \times C_{OUT} \times V_{OUT}} \quad (24)$$

For this design, the dominate pole is calculated to be at 0.57kHz.

5. Place a compensation zero at the dominant pole by selecting  $C_{COMP}$  as determined by [式 25](#):

$$C_{COMP} = \frac{1}{2\pi \times f_{P,PS} \times R_{COMP}} \quad (25)$$

For this design,  $C_{COMP}$  is calculated to be 6.45nF and a nearby standard capacitor value of 5.6nF was selected.

6. Calculate the ESR zero from the output capacitor bank by [式 24](#):

$$f_{1,ESR} = \frac{1}{2\pi \times ESR \times C_{OUT}} \quad (26)$$

For this design, the ESR zero is calculated to be at 83.6kHz.

7.  $C_{HF}$  is used to cancel the zero from the equivalent series resistance (ESR) of the output capacitor  $C_{OUT}$ . It is calculated using 式 27:

$$C_{HF} = \frac{1}{R_{COMP} \times 2\pi \times f_{Z,ESR}} \quad (27)$$

Note that if the ESR zero is higher than half the switching frequency, use half the switching frequency instead of the ESR zero in 式 27. For this design,  $C_{HF}$  is calculated to be 44pF and a nearby standard capacitor value of 56pF was selected.

Note that the components selected using these equations are often only starting values in a design. Optimizations can be made after lab testing to further improve the frequency response and ensure a closer match to the desired crossover frequency.

注

For device models, see the [TPS7H4011-SP Design tools & simulation](#) webpage.

### 9.2.2.11 Schottky Diode



A Schottky diode is connected from SW to PGND. This provides a low impedance path for the inductor current during dead time. Without a Schottky diode, the reference voltage may drift, especially when operating at higher currents and higher switching frequencies. Select a diode with low or no reverse recovery time for optimal efficiency and performance. True Schottky diodes have no reverse recovery time.

While a Schottky diode is good design practice, it may not be required when operating below 6A of output current. However, it is recommended to ensure any resulting voltage reference variation is acceptable for a given application.

### 9.2.3 Application Curve

Typical plots are shown for the following conditions:

- $V_{IN} = P_{VIN} = 12V$
- $V_{OUT} = 3.3V$
- $I_{OUT} = 12A$
- Switching frequency = 500kHz



### 9.2.4 Parallel Operation Compensation

The TPS7H4011 can be paralleled in a primary-secondary mode to achieve increased output current as described in [セクション 8.3.7.3](#). The current through each of the n paralleled devices will nominally be 1/n. The TPS7H4011 is designed to inherently support paralleling up to four devices with out of phase operation to reduce ripple.

In parallel mode, the current mismatch due to error amplifier  $g_{mEA}$  differences are minimized since the output of the error amplifiers are all electrically connected by connection of the COMP pins. Therefore, the current mismatch is dominated by the mismatch of the individual power stage  $g_{mPS}$  values. This parameter is specified in the [Electrical Characteristics](#) table for an  $I_{OUT}$  of 12A and an  $I_{OUT}$  of 9A across temperature. If it is assumed the n parallel devices will operate at a similar temperature, the  $g_{mPS}$  mismatch can be considered across each individual temperature band, thus minimizing worst case error estimates.

There are two approaches to compensate the TPS7H4011 when in parallel mode. The first is to compensate the primary device and connect all COMP pins together. To do this, follow [セクション 9.2.2.10](#) but be sure to use the total output capacitance,  $C_{OUT}$ , and total output current,  $I_{OUT}$ , of the complete system (not just the output current or output capacitance of a single device). Adjust the  $R_{COMP}$  calculation used in step #3 to [式 28](#), where n is the number of paralleled devices.

$$R_{COMP} = \frac{1}{n^2} \times \frac{A_{VM}}{g_{mEA}} \times \frac{V_{OUT}}{V_{REF}} \quad (28)$$


Alternatively, each device may be individually compensated following the steps described in [セクション 9.2.2.10](#). In this case, the output capacitance,  $C_{OUT}$ , and output current,  $I_{OUT}$ , should be the individual  $C_{OUT}$  and  $I_{OUT}$  of each device (in other words, scale the total  $C_{OUT}$  and  $I_{OUT}$  by 1/n). The COMP pins should still be tied together but there is no need to change the equation in step #3. The disadvantage of this approach is increased component count, but the advantage is that it may reduce the noise that gets injected into the COMP pin due to the physically close compensation components near each device.

Other items to follow include:

- Only a single feedback network is connected to the VSNS+ and VSNS- network of the primary device. Therefore, all VSNS+ nodes must be connected and all VSNS- nodes must be connected.
- An individual soft-start capacitor is required per device.
- Only a single enable signal (or resistor divider) is needed. Connect all EN pins together.
- Only a single FAULT signal (or resistor divider) is needed. Connect all FAULT pins together.
- Connect all PGOOD pins together and use a single pull-up resistor in order to have a wired-OR power good signal.
- Connect the SYNC pins as described in [図 8-10](#) through [図 8-13](#) depending on the number of devices paralleled. It may also be possible to synchronize to an external clock if desired.

### 9.2.5 Inverting Buck-Boost

The TPS7H4011 can be configured as an inverting buck-boost in order to create a negative output voltage as shown in [Figure 9-5](#).



**Figure 9-5. Simplified Schematic of Inverting Buck-Boost**

Additional considerations for designing an inverting buck-boost are described in the application note, [Working With Inverting Buck-Boost Converters](#). While many details and equations are provided within the application note, a few considerations for the TPS7H4011 are as follows:

- Ensure the recommended maximum input voltage of 14V is followed. This means  $V_{IN} + |V_{OUT}| \leq 14V$ . For example, an inverting buck-boost configured from 5V to  $-5V$  is acceptable (10V differential) but 12V to  $-12V$  would not be acceptable (24V differential).
- Be sure to select the correct current limit for ILIM. The average inductor current for an inverting buck-boost is greater than the load current. This may result in higher peak currents than expected when compared to a buck converter. Additionally, this means that the average inductor current must be kept lower than the TPS7H4011 recommended maximum of 12A; therefore, the maximum output current available to the load must always be under 12A.
- $C_{IO}$  in the [Figure 9-5](#) is the standard input capacitor that would be utilized in a buck converter.  $C_{IN}$  is an input capacitor with respect to system ground which provides a low impedance path at the regulator input.
- Be sure that device logic input pins such as EN and FAULT never exceed the recommended maximum rating of 7V. For example, if EN or FAULT was driven to 5V from an external source and the inverting buck-boost is configured for a  $-5V$  output, this would apply 10V to EN (with respect to the device GND pin) which would exceed the rating. Take care with selecting the input voltage signals to avoid this condition. Alternatively, logic shift the signals so they are referenced with respect to -VOUT (which is the device GND pin).

## 9.3 Power Supply Recommendations

The TPS7H4011 is designed to operate from an input voltage supply range between 4.5V and 14V. This supply voltage must be well regulated. Power supplies must be well bypassed for proper electrical performance. This includes a minimum of one 4.7 $\mu$ F (after derating) ceramic capacitor, type X7R or better from PVIN to GND, and from VIN to GND. PVIN and VIN must be the same voltage, and it is recommended to externally connect PVIN and VIN. Additional local ceramic bypass capacitance may be required in systems with small input ripple specifications, as well as additional bulk capacitance if the TPS7H4011 device is located more than a few inches away from its input power supply. Bypass capacitors should be placed as close as possible to the input pins, and have a low impedance path to GND.


Larger values of bypass capacitance at the output will improve the response to radiation induced transients.

## 9.4 Layout

### 9.4.1 Layout Guidelines

- Layout is a critical portion of good power supply design. See [Layout Example](#) for a PCB layout example.
- It is recommended to include a large topside area filled with ground. This top layer ground area should be connected to the internal ground layers using vias at the input bypass capacitor, the output filter capacitor, and directly under the TPS7H4011 device in order to provide a thermal path from the exposed thermal pad to ground. The topside ground area together with the internal ground plane must provide adequate heat dissipating area.
- It is recommended that the thermal pad under the TPS7H4011 is tied to GND on internal ground layers utilizing vias. The thermal pad does not need to directly connect to ground on the top layer in order to provide noise isolation between the thermal pad ground and the topside PGND, which may be noisy.
- There are several signal paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supply's performance. To help eliminate these problems, the PVIN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with an X7R dielectric.
- Care should be taken to minimize the loop area formed by the bypass capacitor connections, the PVIN pins, and the ground connections.
- The VIN pin must also be bypassed to ground using a low ESR ceramic capacitor with an X7R dielectric. Make sure to connect this capacitor to the quieter analog ground trace (if utilized) rather than the power ground trace of the PVIN bypass capacitor.
- Since the SW connection is the switching node, the output inductor should be located close to the SW pins and the PCB conductor area minimized to prevent excessive capacitive coupling.
- The output filter capacitor ground should use the same power ground as the PVIN input bypass capacitor. Try to minimize this conductor length while maintaining adequate width.
- It is critical to keep the feedback trace away from inductor EMI and other noise sources. Run the feedback trace as far from the inductor, switch (SW) node, and noisy power traces as possible. Avoid routing this trace directly under the output inductor if possible. If not possible, ensure that the trace is routed on another layer with a ground layer separating the trace and inductor.
- Keep the resistive divider used to generate the VSNS+ voltage as close to the device pin as possible in order to reduce noise pickup.
- The RT and COMP pins are sensitive to noise, so components around these pins should be located as close as possible to the IC and routed with minimal trace lengths.
- Make all of the power (high current) traces as short, direct, and thick as possible.
- It may be possible to obtain acceptable performance with alternate PCB layouts.

### 9.4.2 Layout Example



☒ 9-6. Simplified Layout Example

## 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 10.1 Documentation Support

#### 10.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

#### 10.1.2 Related Documentation

- [TPS7H4011-SP total ionizing dose \(TID\) radiation report](#)
- [TPS7H4011-SP single event effects \(SEE\) radiation report](#)
- [TPS7H4011-SP neutron displacement damage \(NDD\) radiation report](#)
- [TPS7H4011EVM-CVAL evaluation module user's guide \(ceramic package\)](#)
- [Standard Microcircuit Drawing, 5962R21221](#)

### 10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[www.tij.co.jp](http://www.tij.co.jp) のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 10.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

### 10.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 10.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

### Changes from Revision \* (April 2024) to Revision A (August 2024) Page


- |  |   |
|--|---|
| • TPS7H4011-SP の QMLV を「事前情報」から「量産データ」に変更。 ..... | 1 |
|--|---|




## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


## 12.1 Mechanical Data


**HLB0030A**  **PACKAGE OUTLINE**  
**CFP - 2.605 mm max height**  
CERAMIC DUAL FLATPACK



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package is hermetically sealed with a metal lid.
4. The terminals are gold plated.
5. Falls within MIL-STD-1835 CDFP-F11A.






**PACKAGE OUTLINE**

**DDW0044G**

**PowerPAD™ TSSOP - 1.2 mm max height**

PLASTIC SMALL OUTLINE



4230991/A 06/2024

NOTES:

PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Features may differ or may not be present.




## EXAMPLE BOARD LAYOUT

**DDW0044G**

**PowerPAD™ TSSOP - 1.2 mm max height**

PLASTIC SMALL OUTLINE



NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 ([www.ti.com/lit/slma002](http://www.ti.com/lit/slma002)) and SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).
8. Size of metal pad may vary due to creepage requirement.

### EXAMPLE STENCIL DESIGN

**DDW0044G**

**PowerPAD™ TSSOP - 1.2 mm max height**

PLASTIC SMALL OUTLINE



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024, Texas Instruments Incorporated

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962R2122101VXC	ACTIVE	CFP	HLB	30	1	RoHS-Exempt & Green	NIAU	N / A for Pkg Type	-55 to 125	5962R2122101VXC TPS7H4011MHLBV	<a href="#">Samples</a>
SN0030HLB	ACTIVE	CFP	HLB	30	1	TBD	Call TI	Call TI	-55 to 125	SN0030HHLB-DC EVAL ONLY	<a href="#">Samples</a>
TPS7H4011HLB/EM	ACTIVE	CFP	HLB	30	1	RoHS-Exempt & Green	NIAU	N / A for Pkg Type	25 to 25	TPS7H4011HLB/EM EVAL ONLY	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.




In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
5962R2122101VXC	HLB	CFP	30	1	506.98	32.77	9910	NA
TPS7H4011HLB/EM	HLB	CFP	30	1	506.98	32.77	9910	NA




# HLB0030A

# PACKAGE OUTLINE

CFP - 2.605 mm max height

CERAMIC DUAL FLATPACK



4228537/B 05/2022

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package is hermetically sealed with a metal lid.
4. The terminals are gold plated.
5. Falls within MIL-STD-1835 CDFP-F11A.

# EXAMPLE BOARD LAYOUT

HLB0030A

CFP - 2.605 mm max height

CERAMIC DUAL FLATPACK



HEATSINK LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X

4228537/B 05/2022

## GENERIC PACKAGE VIEW


**DDW 44**

**PowerPAD TSSOP - 1.2 mm max height**

6.1 x 14, 0.635 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224876/A

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated