

3つの降圧 DC/DC コンバータおよび4つの LDO を搭載した、車載用、ユーザープログラマブル電源管理 IC (PMIC)

1 特長

- 最大 2.3MHz のスイッチング周波数で動作する、3つの降圧コンバータ。
 - 1つの $V_{IN}: 2.5V \sim 5.5V$, $I_{OUT}: 3.5A$, $V_{OUT} 0.6V \sim 3.4V$
 - 2つの $V_{IN}: 2.5V \sim 5.5V$, $I_{OUT}: 2A$, $V_{OUT} 0.6V \sim 3.4V$
- 4つのリニアレギュレータ:
 - 2x $V_{IN}: 1.5V \sim 5.5V$, $I_{OUT}: 400mA$, $V_{OUT}: 0.6V \sim 3.4V$ (ロードスイッチ/バイパスモードとして構成可能、SDカードをサポート)
 - 2x $V_{IN}: 2.2V \sim 5.5V$, $I_{OUT}: 300mA$, $V_{OUT}: 1.2V \sim 3.3V$ (ロードスイッチとして構成可能)
- 3つの降圧コンバータすべてで、動的な電圧スケールングを実現
- 低 IQ/PFM, PWM モード (擬似固定周波数)
- 電源シーケンスとデフォルト電圧をプログラム可能
- I²C インターフェイス。標準、ファーストモード、ファーストモード+ をサポート
- 14本以上のレールを備えたシステム (マルチ PMIC 構成で2台の TPS6521905-Q1 デバイス) をサポートするように設計
- 2つの GPO、1つの GPIO、3つのマルチファンクションピン
- EEPROM プログラマビリティ
- 機能安全対応

2 アプリケーション

- 消費電力が低い車載用 MPU (AM62x-Q1, AM64x-Q1 など)
- ヘッドユニット、デジタルクラスタ、テレマティクス制御ユニット、LiDAR 処理
- DMS/OMS、eMirror、CMS
- オートモーティブライティング
- 車載用オーディオアンプ
- パワートレイン
- ISP およびディープレARNING

3 概要

TPS6521905-Q1 は、車載用アプリケーションに搭載されている、さまざまな SoC に電源を供給するように設計されたパワー マネージメント IC (PMIC) です。このデバイスは、 $-40^{\circ}C \sim +125^{\circ}C$ の周囲温度範囲で特性が規定されているため、車載用アプリケーションに最適な PMIC です。

このデバイスは、3つの同期整流式降圧 DC/DC コンバータと4つのリニアレギュレータを内蔵しています。

DC/DC コンバータは、1つの 3.5A および2つの 2A に対応可能です。これらのコンバータには、スイッチングモード構成に応じて、小型の 470nH インダクタ、4.7μF の入力容量、およびレールあたり 10μF 以上の出力容量が必要です。


2つの LDO が 0.6V ~ 3.4V の出力電圧範囲で 400mA の出力電流をサポートします。これらの LDO は、バイパスモードをサポートし、負荷スイッチとして動作し、動作中に電圧を変化させることができます。他の2つの LDO は、1.2V ~ 3.3V の出力電圧範囲において 300mA の出力電流をサポートします。これらの LDO は、負荷スイッチモードもサポートしています。

I²C インターフェイス、IO、GPIO、マルチファンクションピン (MFP) は、さまざまな SoC にシームレスに接続します。

パッケージ情報

部品番号	パッケージ (1)	パッケージサイズ (公称)
TPS6521905-Q1	32ピン QFN - ウェットダブル フランク	5.00mm × 5.00mm

- (1) 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。



アプリケーション概略図



Table of Contents

1 特長	1	6.1 Overview.....	27
2 アプリケーション	1	6.2 Functional Block Diagram.....	28
3 概要	1	6.3 Feature Description.....	28
4 Pin Configuration and Functions	3	6.4 Device Functional Modes.....	53
5 Specifications	7	6.5 Multi-PMIC Operation	59
5.1 Absolute Maximum Ratings.....	7	6.6 NVM Programming.....	63
5.2 ESD Ratings.....	7	6.7 User Registers.....	66
5.3 Recommended Operating Conditions.....	7	6.8 Device Registers.....	66
5.4 Thermal Information.....	9	7 Application and Implementation	143
5.5 System Control Thresholds.....	9	7.1 Application Information.....	143
5.6 BUCK1 Converter.....	11	7.2 Typical Application.....	143
5.7 BUCK2, BUCK3 Converter.....	13	7.3 Power Supply Recommendations.....	150
5.8 General Purpose LDOs (LDO1, LDO2).....	16	7.4 Layout.....	150
5.9 General Purpose LDOs (LDO3, LDO4).....	18	8 Device and Documentation Support	152
5.10 GPIOs and multi-function pins (EN/PB/ VSENSE, nRSTOUT, nINT, GPO1, GPO2, GPIO, MODE/RESET, MODE/STBY, VSEL_SD/ VSEL_DDR).....	20	8.1 ドキュメントの更新通知を受け取る方法.....	152
5.11 Voltage and Temperature Monitors.....	22	8.2 サポート・リソース.....	152
5.12 I ² C Interface.....	23	8.3 Trademarks.....	152
5.13 Typical Characteristics.....	25	8.4 静電気放電に関する注意事項.....	152
6 Detailed Description	27	8.5 用語集.....	152
		9 Revision History	152
		10 Mechanical, Packaging, and Orderable Information	153

4 Pin Configuration and Functions




図 4-1. RHB Package, 32-pin QFN (Top View)

表 4-1. Pin Functions

PIN NAME	PIN NO.	TYPE	DESCRIPTION	CONNECTION if not used (output rails must be permanently disabled)
FB_B1	1	I	Feedback Input for Buck1. Connect to Buck1 output filter. Nominal output voltage is configured in EEPROM.	Connect to GND
LX_B1_1	2	PWR	Switch Pin for Buck1. Connect one side of the Buck1-inductor to this pin.	Leave floating
LX_B1_2	3	PWR	2nd Switch Pin for Buck1. Connect one side of the Buck1-inductor to this pin. Connect to LX_B1_1.	Leave floating
PVIN_B1_1	4	PWR	Power Input for BUCK1. Bypass this pin to ground with a 4.7 μ F or greater ceramic capacitor. Voltage on PVIN_B1_1 pin must not exceed voltage on VSYS pin.	Connect to VSYS
PVIN_B1_2	5	PWR	2nd Power Input for BUCK1. This pin shares the bypass capacitor from pin 4. Voltage on PVIN_B1_2 pin must not exceed voltage on VSYS pin.	Connect to VSYS
PVIN_LDO1	6	PWR	Power Input for LDO1. Voltage on PVIN_LDO1 pin must not exceed voltage on VSYS pin.	Connect to VSYS
VLDO1	7	PWR	Output Voltage of LDO1. Nominal output voltage is configured in EEPROM. Bypass this pin to ground with a 2.2 μ F or greater ceramic capacitor.	Leave floating
GPO1	8	O	General Purpose Open-Drain Output. Configurable in the power-up and power-down-sequence to enable an external rail.	Leave floating
SDA	9	I/O	Data Pin for the I2C Serial Port. The I2C logic levels depend on the external pull-up voltage.	Connect to VIO

表 4-1. Pin Functions (続き)

PIN NAME	PIN NO.	TYPE	DESCRIPTION	CONNECTION if not used (output rails must be permanently disabled)
SCL	10	I	Clock Pin for the I2C Serial Port. The I2C logic levels depend on the external pull-up voltage.	Connect to VIO
nINT	11	O	Interrupt Request Output. Open-drain driver is pulled low for fault conditions. Released if bit is cleared	Leave floating
VSEL_SD/ VSEL_DDR	12	I	Multi-Function-Pin: Configured as VSEL_SD: SD-card-IO-voltage select. Connected to SoC. Trigger a voltage change between 1.8 V and register-based VOUT on LDO1 or LDO2. Polarity is configurable. Configured as VSEL_DDR: DDR-voltage selection. Hard-wired pull-up (1.35 V), pull-down (register based VOUT) or floating (1.2 V)	n/a (connect to GND)
VSYS	13	PWR	Input supply pin for reference system. Bypass this pin to ground with a 2.2 μ F or greater ceramic capacitor (can be shared with PVIN-capacitors).	n/a
VDD1P8	14	PWR	Internal Reference Voltage: For Internal Use Only. Bypass this pin to ground with a 2.2 μ F or greater ceramic capacitor.	n/a
AGND	15	GND	Ground pin for Analog GND	n/a
GPIO	16	I/O	GPO-configuration: General Purpose Open-Drain Output. Configurable in the power-up and power-down-sequence to enable an external rail. GPIO-configuration: Synchronizing I/O. Used to synchronize two or more TPS6521905-Q1. The pin is level-sensitive.	Leave floating
GPO2	17	O	General Purpose Open-Drain Output. Configurable in the power-up and power-down-sequence to enable an external rail.	Leave floating
nRSTOUT	18	O	Reset-output to SoC. Controlled by sequencer. High in ACTIVE and STBY state.	Leave floating
VLDO2	19	PWR	Output Voltage of LDO2. Nominal output voltage is configured in EEPROM. Bypass this pin to ground with a 2.2 μ F or greater ceramic capacitor.	Leave floating
PVIN_LDO2	20	PWR	Power Input for LDO2. Bypass this pin to ground with a 2.2 μ F or greater ceramic capacitor. Voltage on PVIN_LDO2 pin must not exceed voltage on VSYS pin.	Connect to VSYS
VLDO3	21	PWR	Output Voltage of LDO3. Nominal output voltage is configured in EEPROM. Bypass this pin to ground with a 2.2 μ F or greater ceramic capacitor.	Leave floating
PVIN_LDO34	22	PWR	Power Input for LDO3 and LDO4. Bypass this pin to ground with a 4.7 μ F or greater ceramic capacitor. Voltage on PVIN_LDO34 pin must not exceed voltage on VSYS pin.	Connect to VSYS
VLDO4	23	PWR	Output Voltage of LDO4. Nominal output voltage is configured in EEPROM. Bypass this pin to ground with a 2.2 μ F or greater ceramic capacitor.	Leave floating
FB_B3	24	I	Feedback Input for Buck3. Connect to Buck3 output filter. Nominal output voltage is configured in EEPROM.	Connect to GND

表 4-1. Pin Functions (続き)

PIN NAME	PIN NO.	TYPE	DESCRIPTION	CONNECTION if not used (output rails must be permanently disabled)
EN/PB/ VSENSE	25	I	ON-request input. Configured as EN: Device enable pin, high level is ON-request, low-level is OFF-request. Configured as PB: Push-button monitor input. 600 ms low-level is an ON-request, 8 s low-level is an OFF-request. Configured as VSENSE: Power-fail comparator input. Set sense voltage using a resistor divider connected from the input to the pre-regulator to this pin to ground. Detects rising/falling voltage on pre-regulator and triggers ON- / OFF-request. The pin is edge-sensitive with a wait-time in PB-configuration and deglitch time for EN- and VSENSE-configuration.	n/a (configure as EN and connect to VSYS)
PVIN_B3	26	PWR	Power Input for BUCK3. Bypass this pin to ground with a 4.7 μ F or greater ceramic capacitor. Voltage on PVIN_B3 pin must not exceed voltage on VSYS pin.	Connect to VSYS
LX_B3	27	PWR	Switch Pin for Buck3. Connect one side of the Buck3-inductor to this pin.	Leave floating
MODE/RESET	28	I	Multi-Function-Pin: Configured as MODE: Connected to SoC or hard-wired pull-up/-down. Forces the Buck-converters into PWM or permits auto-entry in PFM-mode. Configured as RESET: Connected to SoC. Forces a WARM or COLD reset (configurable), WARM reset resetting output voltages to defaults, COLD reset sequencing down all enabled rails and power up again. Polarity is configurable. The pin is level-sensitive for MODE-configuration, edge-sensitive for RESET-configuration.	n/a (tie high or low, dependent on configuration, see 'PWM/PFM and Reset (MODE/RESET)')
LX_B2	29	PWR	Switch Pin for Buck2. Connect one side of the Buck2-inductor to this pin.	Leave floating
PVIN_B2	30	PWR	Power Input for BUCK2. Bypass this pin to ground with a 4.7 μ F or greater ceramic capacitor. Voltage on PVIN_B2 pin must not exceed voltage on VSYS pin.	Connect to VSYS
MODE/STBY	31	I	Multi-Function-Pin: Configured as MODE: Connected to SoC or hard-wired pull-up/-down. Forces the Buck-converters into PWM or permits auto-entry in PFM-mode. Configured as STBY: Low-power-mode command, disables selected rails. Both functions, MODE and STBY, can be combined. The pin is level-sensitive.	n/a (tie high or low, dependent on configuration, see 'PWM/PFM and Low Power Modes (MODE/STBY)')
FB_B2	32	I	Feedback Input for Buck2. Connect to Buck2 output filter. Nominal output voltage is configured in EEPROM.	Connect to GND

表 4-1. Pin Functions (続き)

PIN NAME	PIN NO.	TYPE	DESCRIPTION	CONNECTION if not used (output rails must be permanently disabled)
PGND	PowerPad	GND	Power-Ground. The exposed pad must be connected to a continuous ground plane of the printed circuit board by multiple interconnect vias directly under the TPS6521905-Q1 to maximize electrical and thermal conduction.	n/a

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

POS			MIN	MAX	UNIT
1.1.1	Input voltage	VSYS	-0.3	6	V
1.1.2	Input voltage	PVIN_B1, PVIN_B2, PVIN_B3, PVIN_LDO1, PVIN_LDO2, PVIN_LDO34	-0.3	6	V
1.1.3	Input voltage vs. VSYS for Bucks	PVIN_B1, PVIN_B2, PVIN_B3 maximum voltage exceeding VSYS		200	mV
1.1.4	Input voltage vs. VSYS for LDOs	PVIN_LDO1, PVIN_LDO2, PVIN_LDO34 maximum voltage exceeding VSYS		20	mV
1.1.5	Input voltage	FB_B1, FB_B2, FB_B3	-0.3	6	V
1.1.6	Input voltage	EN/PB/VSENSE, MODE/STBY, MODE/RESET, VSEL_SD/VSEL_DDR	-0.3	6	V
1.2.1	Output voltage	LX_B1, LX_B2, LX_B3	-0.3	PVIN_Bx + 0.3 V, up to 6 V	V
1.2.2	Output voltage	LX_B1, LX_B2, LX_B3 spikes for maximum 10ns	-2	10	V
1.2.3	Output voltage	GPO1, GPO2, GPIO	-0.3	6	V
1.2.4	Output voltage	VLDO1, VLDO2, VLDO3, VLDO4	-0.3	PVIN_LDOx + 0.3 V, up to 6 V	V
1.2.5	Output voltage	VDD1P8	-0.3	2	V
1.2.6	Output voltage	SDA, SCL	-0.3	6	V
1.2.7	Output voltage	nINT, nRSTOUT	-0.3	6	V
1.4.1	Operating junction temperature, T _j		-40	150	°C
1.4.2	Storage temperature, T _{stg}		-40	150	°C

(1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

POS			VALUE	UNIT
2.3	V _(ESD)	Electrostatic discharge, Human Body Model Automotive	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000 V
2.4	V _(ESD)	Electrostatic discharge, Charged Device Model, Automotive, Corner pins (1, 8, 9, 16, 17, 24, 25, 32)	Charged device model (CDM), per AEC Q100-011	±750 V
2.5	V _(ESD)	Electrostatic discharge, Charged Device Model, Automotive, other pins	Charged device model (CDM), per AEC Q100-011	±500 V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

POS			MIN	NOM	MAX	UNIT
3.1.1	V _{VSYS}	Input voltage	2.5 ⁽¹⁾		5.5	V
3.1.2	V _{PVIN_B1} , V _{PVIN_B2} , V _{PVIN_B3} , V _{LX_B1} , V _{LX_B2} , V _{LX_B3}	BUCKx Pins	2.5		5.5 ⁽²⁾	V

5.3 Recommended Operating Conditions (続き)

over operating free-air temperature range (unless otherwise noted)

POS			MIN	NOM	MAX	UNIT
3.1.3	$\Delta V_{VSYS_PVIN_Bx}$	Voltage by which V_{PVIN_Bx} may exceed V_{VSYS}			0	mV
3.1.4	$\Delta V_{VSYS_PVIN_LDO1,LDO2}$	Voltage by which V_{PVIN_LDO1} or V_{PVIN_LDO2} may exceed V_{VSYS}			0	mV
3.1.5	ΔV_{VSYS_VLDO34}	Voltage by which V_{VSYS} must exceed LDO output voltage (VLDO3, VLDO4); $V_{VSYS} = 2.5V$ to 3.45V; LDO mode	150			mV
3.1.6	ΔV_{VSYS_VLDO34}	Voltage by which V_{VSYS} must exceed LDO output voltage (VLDO3, VLDO4); $V_{VSYS} = 3.45V$ to 5.5V in LDO-mode or $V_{VSYS} = 2.5V$ to 5.5V in LSW-mode	n/a			mV
3.1.7	$C_{PVIN_B1}, C_{PVIN_B2}, C_{PVIN_B3}$	BUCKx Input Capacitance	3.9	4.7		μF
3.1.8	L_{B1}, L_{B2}, L_{B3}	BUCKx Output Inductance	330	470	611	nH
3.1.9a	$C_{OUT_B1}, C_{OUT_B2}, C_{OUT_B3}$	BUCKx Output Capacitance, forced PWM or auto-PFM, low bandwidth case	10		75	μF
3.1.10a	$C_{OUT_B1}, C_{OUT_B2}, C_{OUT_B3}$	BUCKx Output Capacitance, forced PWM or auto-PFM, high bandwidth case	30		220	μF
3.1.11	$V_{FB_B1}, V_{FB_B2}, V_{FB_B3}$	BUCKx FB Pins	0		5.5 (2)	V
3.1.12	$V_{PVIN_LDO1}, V_{PVIN_LDO2}$	LDO Input Voltage	1.5		5.5 (2)	V
3.1.13	$V_{PVIN_LDO1}, V_{PVIN_LDO2}$	LDO Input Voltage in bypass mode	1.5		3.6	V
3.1.14	$V_{PVIN_LDO1}, V_{PVIN_LDO2}$	Allowable delta between V_{PVIN_LDOx} and configured V_{VLDOx} in bypass mode	-200		200	mV
3.1.15	V_{VLDO1}, V_{VLDO2}	LDO Output Voltage Range	0.6		3.4	V
3.1.16	$C_{PVIN_LDO1}, C_{PVIN_LDO2}$	LDO Input Capacitance	1.6	2.2		μF
3.1.17	C_{VLDO1}, C_{VLDO2}	LDO Output Capacitance	1.6	2.2	20	μF
3.1.18	$V_{PVIN_LDO3}, V_{PVIN_LDO4}$	LDO Input Voltage	2.2		5.5 (2)	V
3.1.19	V_{VLDO3}, V_{VLDO4}	LDO Output Voltage Range	1.2		3.3	V
3.1.20	C_{PVIN_LDO34}	LDO Input Capacitance	2.2	4.7		μF
3.1.21	C_{VLDO3}, C_{VLDO4}	LDO Output Capacitance	1.6	2.2	30 (3)	μF
3.1.22	V_{VDD1P8}	VDD1P8 pin	0		1.8	V
3.1.23	C_{VDD1P8}	Internal Regulator Decoupling Capacitance	1	2.2	4	μF
3.1.24	C_{VSYS}	VSYS Input Decoupling Capacitance	1	2.2		μF
3.1.25	$V_{nINT}, V_{nRSTOUT}$	Digital Outputs	0		3.4	V
3.1.26	$V_{GPO1}, V_{GPO2}, V_{GPIO}$	Digital Outputs	0		5.5 (2)	V
3.1.27	V_{SCL}, V_{SDA}	I2C Interface	0		3.4	V
3.1.28	$V_{EN/PB/VSENSE}, V_{MODE/STBY}, V_{MODE/RESET}, V_{VSEL_SD/VSEL/DDR}$	Digital Inputs	0		5.5 (2)	V
3.2.1	$t_{VSYS_RAMP_RISE}$	Input voltage rising ramp Time, Input voltage controlled by a pre-regulator. $V_{VSYS} = V_{PVIN_Bx} = V_{PVIN_LDOx} = 0V$ to 5V	0.1		600000	ms
3.2.2	$t_{VSYS_RAMP_FALL}$	Input voltage falling Ramp Time, $V_{VSYS} = V_{PVIN_Bx} = V_{PVIN_LDOx} = 5V$ to 2.5V	0.4		600000	ms
3.3.1	T_A	Operating free-air temperature	-40		125	$^{\circ}C$
3.3.2	T_J	Operating junction temperature	-40		150	$^{\circ}C$

(1) For EEPROM programming, $VSYS(\min)=3.3V$

(2) Must not exceed VSYS

(3) In slow-ramp-mode. Fast-ramp supports 15µF maximum

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS65219-Q1	UNIT
		RHB (QFN)	
		32 PINS	
R _{ΘJA}	Junction-to-ambient thermal resistance	31.3	°C/W
R _{ΘJC(top)}	Junction-to-case (top) thermal resistance	20.4	°C/W
R _{ΘJB}	Junction-to-board thermal resistance	10.9	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.3	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	10.8	°C/W
R _{ΘJC(bot)}	Junction-to-case (bottom) thermal resistance	2.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

5.5 System Control Thresholds

Over operating free-air temperature range (unless otherwise noted). Voltage level refers to the AGND ground of the device.

POS	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Electrical Characteristics							
4.1.1	VSYS	Operating Input Voltage		2.5		5.5	V
4.1.2	VSYS _{POR_Rising}	VSYS POR rising threshold	Measured on VSYS pin, untrimmed	2.2		2.5	V
4.1.3	VSYS _{UVLO_Falling}	VSYS UVLO falling threshold	Measured on VSYS pin, trimmed	2.175		2.25	V
4.1.4	VSYS _{POR_Hyst}	VSYS UVLO/POR hysteresis	VSYS _{POR_Rising_untrimmed} VSYS _{UVLO_Falling_trimmed}		130		mV
4.1.5	V _{VSYS_OVP_Rise}	VSYS OVP rising threshold, trimmed	Measured on VSYS pin, trimmed	5.9		6.1	V
4.1.6	V _{VSYS_OVP_Fall}	VSYS OVP falling threshold, trimmed	Measured on VSYS pin, trimmed	5.7		5.95	V
4.1.7	V _{VSYS_OVP_Hyst}	VSYS OVP hysteresis	VSYS _{OVP_Rising_trimmed} VSYS _{OVP_falling_trimmed}	100	140	180	mV
4.1.8	V _{VDD1P8}	VDD1P8 voltage		1.7	1.8	1.9	V
4.2.1a	I _{INITIALIZE}	Current Consumption in INITIALIZE state, at 25°C	Combined Current from VSYS and PVIN_x pins. VSYS = PVIN_Bx = PVIN_LDOx = 5V. All Monitors are off. T _J = 25°C		15	22	µA
4.2.1b	I _{INITIALIZE}	Current Consumption in INITIALIZE state, -40°C to 150°C	Combined Current from VSYS and PVIN_x pins. VSYS = PVIN_Bx = PVIN_LDOx = 5V. All Monitors are off. T _J = -40°C to 150°C		15	37	µA
4.2.2a	I _{ACTIVE}	ACTIVE State Current Consumption, all rails on, at 25°C	Combined Current from VSYS and PVIN_x pins. VSYS = PVIN_Bx = PVIN_LDOx = 5V. All Outputs are on, all LDOs in LDO-mode, Bucks in PFM mode. No Load. T _J = 25°C		250	290	µA
4.2.2b	I _{ACTIVE}	ACTIVE State Current Consumption, all rails on, -40°C to 125°C	Combined Current from VSYS and PVIN_x pins. VSYS = PVIN_Bx = PVIN_LDOx = 5V. All Outputs are on, all LDOs in LDO-mode, Bucks in PFM mode. No Load. T _J = -40°C to 125°C		250	430	µA

5.5 System Control Thresholds (続き)

Over operating free-air temperature range (unless otherwise noted). Voltage level refers to the AGND ground of the device.

POS	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
4.2.2b	I_{ACTIVE}	ACTIVE State Current Consumption, all rails on, -40°C to 150°C		250	500	μA
4.2.3a	I_{STBY}	STBY State Current Consumption, only LDO1 on, at 25°C		105	125	μA
4.2.3b	I_{STBY}	STBY State Current Consumption, only LDO1 on, -40°C to 150°C		105	150	μA
4.2.4a	I_{STBY}	STBY State Current Consumption, all rails on, VMON on at 25°C		250	290	μA
4.2.4b	I_{STBY}	STBY State Current Consumption, all rails on, VMON on, -40°C to 125°C		250	430	μA
4.2.4b	I_{STBY}	STBY State Current Consumption, all rails on, VMON on, -40°C to 150°C		250	500	μA
Timing Requirements						
4.3.1	$t_{OFF_TO_INIT}$	Time from VSYS passing VSYS_POR until entering INITIALIZE state, including EEPROM-read, ready for ON-request			3.2	ms
4.3.2a	$t_{TIMEOUT_UV}$	UV-detection in case a rail does not reach UV-threshold during ramp-up			end of t_{RAMP} + sample- and deglitch time	
4.3.2b	$t_{TIMEOUT_UV_SLOT}$	Timeout in case a rail does not reach UV-threshold during ramp-up, applicable in Multi-PMIC-configuration only			end of slot-extension time (3ms, 4ms or 13ms)	

5.5 System Control Thresholds (続き)

Over operating free-air temperature range (unless otherwise noted). Voltage level refers to the AGND ground of the device.

POS	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
4.3.3	t _{TIMEOUT_Discharge}	Timeout in case a rail cannot be discharged when transitioning from STBY to ACTIVE state	72	80	88	ms

5.6 BUCK1 Converter

over operating free-air temperature range (unless otherwise noted)

POS	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Electrical Characteristics						
5.1.1a	V _{IN_BUCK1}	Input voltage ⁽¹⁾	Buck supply voltage, maximum V _{SYS}		2.5	5.5 V
5.1.1b	V _{OUT_BUCK1}	Buck Output Voltage configurable Range	Output voltage configurable in 25mV-steps for 0.6V ≤ V _{OUT} ≤ 1.4V, in 100mV steps for 1.4V < V _{OUT} ≤ 3.4V		0.6	3.4 V
5.1.2a	I _{Q_BUCK1}	Quiescent Current at 25°C, PFM, low BW case	PFM, BUCK1 enabled, no load, V _{IN} = 5.0V, V _{OUT} = 1.2V, T _J = 25°C		10	13 μA
5.1.2b	I _{Q_BUCK1}	Quiescent Current -40°C to 125°C, PFM, low BW case	PFM, BUCK1 enabled, no load, V _{IN} = 5.0V, V _{OUT} = 1.2V, T _J = -40°C to 125°C		15	44 μA
5.1.2c	I _{Q_BUCK1}	Quiescent Current -40°C to 150°C, PFM, low BW case	PFM, BUCK1 enabled, no load, V _{IN} = 5.0V, V _{OUT} = 1.2V, T _J = -40°C to 150°C		20	63 μA
5.1.3a	V _{HEADROOM_PWM}	Input to Output Voltage Headroom ⁽²⁾	Corner cases at maximum load I _{OUT} = 2.5A		500	mV
5.1.3b	V _{HEADROOM_PWM}	Input to Output Voltage Headroom at I _{OUT} = I _{OUT_MAX} ⁽²⁾	Corner cases at I _{OUT} = I _{OUT_MAX}		700	mV
5.1.4	V _{OUT_STEP_LOW}	Output voltage Steps	0.6V ≤ V _{OUT} ≤ 1.4V		25	mV
5.1.5	V _{OUT_STEP_HIGH}	Output voltage Steps	1.5V ≤ V _{OUT} ≤ 3.4V		100	mV
5.1.6a	V _{OUT_ACC_DC_PWM}	DC Output Voltage Accuracy in forced PWM mode, low and high BW case	I _{OUT} = I _{OUT_MAX} , V _{OUT} ≥ 0.7V to 3.4V, V _{IN} - V _{OUT} > 700 mV forced PWM, low BW case		-1.5%	1.5%
5.1.6b	V _{OUT_ACC_DC_PWM}	DC Output Voltage Accuracy in forced PWM mode, low and high BW case	I _{OUT} = I _{OUT_MAX} , V _{OUT} = 0.6V to 0.7V, V _{IN} - V _{OUT} > 700 mV forced PWM, low BW case		-10	10 mV
5.1.6c	V _{OUT_ACC_DC_PFM}	DC Output Voltage Accuracy in auto-PFM mode, low and high BW case	I _{OUT} = 1mA, V _{OUT} = 0.6V to 3.4V, V _{IN} - V _{OUT} > 500 mV auto-PFM, low BW case		-3.0%	3.5%
5.1.6d	V _{OUT_ACC_DC_FF}	DC Output Voltage Accuracy in Fixed Frequency mode, low and high BW case	I _{OUT} = I _{OUT_MAX} , V _{OUT} ≥ 0.7V to 3.4V, V _{IN} - V _{OUT} > 1000 mV fixed frequency, low BW case		-1.5%	1.5%
5.1.6e	V _{OUT_ACC_DC_FF}	DC Output Voltage Accuracy in Fixed Frequency mode, low and high BW case	I _{OUT} = I _{OUT_MAX} , V _{OUT} = 0.6V to 0.7V, V _{IN} - V _{OUT} > 1000 mV fixed frequency, low BW case		-10	10 mV
5.1.7	R _{FB_INPUT}	Feedback input impedance	Converter enabled		2.3	3.75 5.0 MΩ
5.2.1a	V _{LOAD_REG_PWM}	DC Load Regulation, forced PWM, low BW case	V _{IN} = 5.0V, V _{OUT} = 1.2V, I _{OUT} = 0 to I _{OUT_MAX} , forced PWM, low BW case, C _{OUT} = 40μF		0.1	0.16 %/A

5.6 BUCK1 Converter (続き)

over operating free-air temperature range (unless otherwise noted)

POS	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
5.2.1b	V _{LOAD_REG_FF}	DC Load Regulation, fixed frequency, low BW case		0.1	0.16	%/A	
5.2.2a	V _{LINE_REG}	DC Line Regulation, forced PWM, low BW case		0.1	0.16	%/V	
5.2.3a	V _{LOAD_TRANSIENT}	Load Transient, V _{OUT} =0.75V, auto-PFM, high BW case			27.5	mV	
5.2.3b	V _{LOAD_TRANSIENT}	Load Transient, V _{OUT} =0.75V, forced PWM, high BW case			27.5	mV	
5.2.4a	V _{LOAD_TRANSIENT}	Load Transient, V _{OUT} =1.8V, auto-PFM, low BW case			90	mV	
5.2.4b	V _{LOAD_TRANSIENT}	Load Transient, V _{OUT} =1.8V, forced PWM, low BW case			60	mV	
5.2.5a	V _{LINE_TRANSIENT}	Line Transient, V _{OUT} =1.2V, forced PWM, low BW case			50	mV	
5.2.6a	V _{RIPPLE_PP_PWM}	Forced PWM Mode, low BW case		10	20	mV _{PP}	
5.2.6b	V _{RIPPLE_PP_PFM}	Auto PFM Mode, low BW case		20	40	mV _{PP}	
5.3.1	I _{OUT_MAX}	Maximum Operating Current			3.5	A	
5.3.2	I _{CURRENT_LIMIT}	Peak Current Limit	V _{IN} = 2.5V to 5.5V	4.6	5.7	6.9	A
5.3.3	I _{REV_CUR_LIMIT}	Reverse Peak Current Limit	V _{IN} = 2.5V to 5.5V	-2.0	-1.5	-1.0	A
5.3.4a	R _{DSON_HS}	High Side MOSFET On Resistance, 5V-supply	Measured Pin to Pin, V _{IN} = 5V		70	mΩ	
5.3.4b	R _{DSON_HS}	High Side MOSFET On Resistance, 3.3V-supply	Measured Pin to Pin, V _{IN} = 3.3V		80	mΩ	
5.3.5a	R _{DSON_LS}	Low Side MOSFET On Resistance, 5V-supply	Measured Pin to Pin, V _{IN} = 5V		40	mΩ	
5.3.5b	R _{DSON_LS}	Low Side MOSFET On Resistance, 3.3V-supply	Measured Pin to Pin, V _{IN} = 3.3V		50	mΩ	
5.3.6	R _{DISCHARGE}	Output Discharge Resistance	Active only when converter is disabled	60	125	200	Ω

5.6 BUCK1 Converter (続き)

over operating free-air temperature range (unless otherwise noted)

POS	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
5.4.1	L _{SW}	Output Inductance	DCR = 50mΩ max			nH
5.4.2a	C _{OUT}	Output Capacitance in auto-PFM or forced PWM for low BW case	ESR = 10mΩ max			μF
5.4.2b	C _{OUT_FF}	Output Capacitance in fixed frequency for low BW case	ESR = 10mΩ max			μF
5.4.3a	C _{OUT_HIGH_BW}	Output Capacitance in auto-PFM or forced PWM for high BW case	ESR = 10mΩ max			μF
5.4.3b	C _{OUT_HIGH_BW_FF}	Output Capacitance in fixed frequency for high BW case	ESR = 10mΩ max			μF
Timing Requirements						
5.5.1	t _{RAMP}	Ramp Time in forced PWM, low BW case	Time from enable to 98% of target value, assuming no residual voltage			ms
5.5.2a	DVFS_RISE_QFF	DVFS timing requirements in forced PWM, rising slope	Step-duration during DVFS voltage adjustments from 0.6V to 1.4V			mV/μs
5.5.2c	DVFS_FALL	DVFS timing requirements in forced PWM, falling slope	Step-duration during DVFS voltage adjustments from 1.4V to 0.6V			mV/μs
Switching Characteristics						
5.6.1a	f _{SW}	Switching Frequency, forced PWM, high or low BW case	Forced PWM, V _{IN} = 3.3V to 5V, V _{OUT} = 0.8V to 1.8V, I _{OUT} = 1A to 3A			MHz
5.6.1b	f _{SW}	Switching Frequency, fixed frequency, high or low BW case, no Spread Spectrum	Fixed - Frequency, V _{IN} = 3.3V to 5V, V _{OUT} = 0.8V to 1.8V, I _{OUT} = 1A to 3A			MHz
5.6.2	f _{SW_SS_EN}	Switching Frequency, fixed frequency, high or low BW case, with Spread Spectrum enabled	Fixed - Frequency, V _{IN} = 3.3V to 5V, V _{OUT} = 0.8V to 1.8V, I _{OUT} = 1A to 3A Spread spectrum enabled			MHz

- (1) PVIN_Bx must not exceed VSYS
- (2) Refers to DC-regulation only. Transient response may require more headroom. With low headroom, the frequency variation increases for quasi-fixed frequency.

5.7 BUCK2, BUCK3 Converter

over operating free-air temperature range (unless otherwise noted)

POS	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Electrical Characteristics						
6.1.1a	V _{IN_BUCK23}	Input Voltage ⁽¹⁾	Buck supply voltage, maximum VSYS			V
6.1.1b	V _{OUT_BUCK23}	Buck Output Voltage configurable Range	Output voltage configurable in 25mV-steps for 0.6V ≤ V _{OUT} ≤ 1.4V, in 100mV steps for 1.4V < V _{OUT} ≤ 3.4V			V
6.1.2a	I _{Q_BUCK23}	Quiescent Current at 25°C, PFM	PFM, BUCKx enabled, no load, V _{IN} = 5.0V, V _{OUT} = 1.2V, T _J =25°C			μA
6.1.2b	I _{Q_BUCK23}	Quiescent Current -40°C to 125°C, PFM, low BW case	PFM, BUCKx enabled, no load, V _{IN} = 5.0V, V _{OUT} = 1.2V, T _J =-40°C to 125°C			μA
6.1.2c	I _{Q_BUCK23}	Quiescent Current -40°C to 150°C, PFM, low BW case	PFM, BUCKx enabled, no load, V _{IN} = 5.0V, V _{OUT} = 1.2V, T _J =-40°C to 150°C			μA
6.1.3a	V _{HEADROOM_PWM}	Input to Output Voltage Headroom ⁽²⁾	Corner cases at maximum load I _{OUT} = 65% of I _{OUT_MAX}			mV

5.7 BUCK2, BUCK3 Converter (続き)

over operating free-air temperature range (unless otherwise noted)

POS	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
6.1.3b	$V_{\text{HEADROOM_PWM}}$	Input to Output Voltage Headroom at $I_{\text{OUT}} = I_{\text{OUT_MAX}}$ (2)	Corner cases at $I_{\text{OUT}} = I_{\text{OUT_MAX}}$		700	mV
6.1.4	$V_{\text{OUT_STEP_LOW}}$	Output voltage Steps Buck2 and Buck3	$0.6\text{V} \leq V_{\text{OUT}} \leq 1.4\text{V}$		25	mV
6.1.5	$V_{\text{OUT_STEP_HIGH}}$	Output voltage Steps Buck2, Buck3	$1.5\text{V} \leq V_{\text{OUT}} \leq 3.4\text{V}$		100	mV
6.1.6a	$V_{\text{OUT_ACC_DC_PWM}}$	DC Output Voltage Accuracy in forced PWM mode, low and high BW case	$I_{\text{OUT}} = I_{\text{OUT_MAX}}$, $V_{\text{OUT}} \geq 0.7\text{V}$ to 3.4V, $V_{\text{IN}} - V_{\text{OUT}} > 700\text{mV}$ forced PWM, low BW case		-1.5%	1.5%
6.1.6b	$V_{\text{OUT_ACC_DC_PWM}}$	DC Output Voltage Accuracy in forced PWM mode, low and high BW case	$I_{\text{OUT}} = I_{\text{OUT_MAX}}$, $V_{\text{OUT}} = 0.6\text{V}$ to 0.7V, $V_{\text{IN}} - V_{\text{OUT}} > 700\text{mV}$ forced PWM, low BW case		-10	10 mV
6.1.6c	$V_{\text{OUT_ACC_DC_PFM}}$	DC Output Voltage Accuracy in auto-PFM mode, low and high BW case	$I_{\text{OUT}} = 1\text{mA}$, $V_{\text{OUT}} = 0.6\text{V}$ to 3.4V, $V_{\text{IN}} - V_{\text{OUT}} > 500\text{mV}$ auto-PFM, low BW case		-3.0%	3.5%
6.1.6d	$V_{\text{OUT_ACC_DC_FF}}$	DC Output Voltage Accuracy in Fixed Frequency mode, low and high BW case	$I_{\text{OUT}} = I_{\text{OUT_MAX}}$, $V_{\text{OUT}} \geq 0.7\text{V}$ to 3.4V, $V_{\text{IN}} - V_{\text{OUT}} > 1000\text{mV}$ fixed frequency, low BW case		-1.5%	1.5%
6.1.6e	$V_{\text{OUT_ACC_DC_FF}}$	DC Output Voltage Accuracy in Fixed Frequency mode, low and high BW case	$I_{\text{OUT}} = I_{\text{OUT_MAX}}$, $V_{\text{OUT}} = 0.6\text{V}$ to 0.7V, $V_{\text{IN}} - V_{\text{OUT}} > 1000\text{mV}$ fixed frequency, low BW case		-10	10 mV
6.1.9	$R_{\text{FB_INPUT}}$	Feedback input impedance	Converter enabled		2.3	3.75 5.0 MΩ
6.2.1a	$V_{\text{LOAD_REG_PWM}}$	DC Load Regulation, forced PWM, low BW case	$V_{\text{IN}} = 5.0\text{V}$, $V_{\text{OUT}} = 1.2\text{V}$, $I_{\text{OUT}} = 0$ to $I_{\text{OUT_MAX}}$, forced PWM, low BW case		0.1	0.16 %/A
6.2.1b	$V_{\text{LOAD_REG_FF}}$	DC Load Regulation, fixed frequency, low BW case	$V_{\text{IN}} = 5.0\text{V}$, $V_{\text{OUT}} = 1.2\text{V}$, $I_{\text{OUT}} = 0$ to $I_{\text{OUT_MAX}}$, fixed frequency, low BW case, $C_{\text{OUT}} = 40\mu\text{F}$		0.1	0.16 %/A
6.2.2a	$V_{\text{LINE_REG}}$	DC Line Regulation, forced PWM, low BW case	$V_{\text{IN}} = 3.3\text{V}$ to 5.5V, $V_{\text{OUT}} = 1.2\text{V}$, $I_{\text{OUT}} = 1\text{mA}$ and $I_{\text{OUT_MAX}}$ forced PWM, low BW case, $C_{\text{OUT}} = 40\mu\text{F}$		0.1	0.16 %/V
6.2.3a	$V_{\text{LOAD_TRANSIENT}}$	Load Transient, $V_{\text{OUT}}=0.75\text{V}$, auto-PFM, high BW case	$V_{\text{IN}} = 5.0\text{V}$, $V_{\text{OUT}} = 0.75\text{V}$, $I_{\text{OUT}} = 100\text{mA}$ to 1100mA to 100mA, $t_{\text{R}} = t_{\text{F}} = 500\text{ns}$, auto-PFM, high BW case, $C_{\text{OUT}} = 80\mu\text{F}$		-27.5	27.5 mV
6.2.3b	$V_{\text{LOAD_TRANSIENT}}$	Load Transient, $V_{\text{OUT}}=0.75\text{V}$, forced PWM, high BW case	$V_{\text{IN}} = 5.0\text{V}$, $V_{\text{OUT}} = 0.75\text{V}$, $I_{\text{OUT}} = 100\text{mA}$ to 1100mA to 100mA, $t_{\text{R}} = t_{\text{F}} = 500\text{ns}$, forced PWM, high BW case, $C_{\text{OUT}} = 80\mu\text{F}$		-27.5	27.5 mV
6.2.4a	$V_{\text{LOAD_TRANSIENT}}$	Load Transient, $V_{\text{OUT}}=1.8\text{V}$, auto-PFM, low BW case	$V_{\text{IN}} = 5.0\text{V}$, $V_{\text{OUT}} = 1.8\text{V}$, $I_{\text{OUT}} = 1\text{mA}$ to 1A to 1mA, $t_{\text{R}} = t_{\text{F}} = 1\mu\text{s}$, auto-PFM, $C_{\text{OUT}} = 40\mu\text{F}$		-90	90 mV

5.7 BUCK2, BUCK3 Converter (続き)

over operating free-air temperature range (unless otherwise noted)

POS	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
6.2.4b	V _{LOAD_TRANSIENT}	Load Transient, V _{OUT} =1.8V, forced PWM, low BW case	V _{IN} = 5.0V, V _{OUT} = 1.8V, I _{OUT} = 1mA to 1A to 1mA, t _R = t _F = 1μs, forced PWM, C _{OUT} = 40μF	-60		60	mV
6.2.5a	V _{LINE_TRANSIENT}	Line Transient, V _{OUT} =1.2V, forced PWM, low BW case	V _{IN} = 3.3V to 5.5V in 50μs, V _{OUT} = 1.2V, I _{OUT} = 1mA and I _{OUT_MAX} , forced PWM, low BW case, C _{OUT} = 40μF	-50		50	mV
6.2.6a	V _{RIPPLE_PP_PWM}	Forced PWM Mode, low BW case	V _{IN} = 5.0V, V _{OUT} = 2.5V, forced PWM, low BW case, C _{OUT} = 40μF, X5R, ESR = 10mΩ, L = 470nH, DCR = 50mΩ, I _{OUT} = 1A		10	20	mV _{PP}
6.2.6b	V _{RIPPLE_PP_PFM}	Auto PFM Mode, low BW case	V _{IN} = 5.0V, V _{OUT} = 2.5V, auto PFM, low BW case, C _{OUT} = 40μF, X5R, ESR = 10mΩ, L = 470nH, DCR = 50mΩ, I _{OUT} = 20mA		20	40	mV _{PP}
6.3.1	I _{OUT_MAX}	Maximum Operating Current				2.0	A
6.3.2	I _{CURRENT_LIMIT}	Peak Current Limit	V _{IN} = 2.5V to 5.5V	3.1	3.9	4.7	A
6.3.3	I _{REV_CUR_LIMIT}	Reverse Peak Current Limit	V _{IN} = 2.5V to 5.5V	-2.0	-1.5	-1.0	A
6.3.4a	R _{DSON_HS}	High Side MOSFET On Resistance, 5V-supply	Measured Pin to Pin, V _{IN} = 5V			110	mΩ
6.3.4b	R _{DSON_HS}	High Side MOSFET On Resistance, 3.3V-supply	Measured Pin to Pin, V _{IN} = 3.3V			135	mΩ
6.3.5a	R _{DSON_LS}	Low Side MOSFET On Resistance, 5V-supply	Measured Pin to Pin, V _{IN} = 5V			110	mΩ
6.3.5b	R _{DSON_LS}	Low Side MOSFET On Resistance, 3.3V-supply	Measured Pin to Pin, V _{IN} = 3.3V			130	mΩ
6.3.6	R _{DISCHARGE}	Output Discharge Resistance	Active only when converter is disabled	60	125	200	Ω
6.4.1	L _{SW}	Output Inductance	DCR = 50mΩ max	330	470	611	nH
6.4.2a	C _{OUT}	Output Capacitance in auto-PFM or forced PWM for low BW case	ESR = 10mΩ max	10		75	μF
6.4.2b	C _{OUT_FF}	Output Capacitance in fixed frequency for low BW case	ESR = 10mΩ max	12		36	μF
6.4.3a	C _{OUT_HIGH_BW}	Output Capacitance in auto-PFM or forced PWM for high BW case	ESR = 10mΩ max	30		220	μF
6.4.3b	C _{OUT_HIGH_BW_FF}	Output Capacitance in fixed frequency for high BW case	ESR = 10mΩ max	48		144	μF
Timing Requirements							
6.5.1	t _{RAMP}	Ramp Time in quasi-fixed-frequency mode	Time from enable to 98% of target value, assuming no residual voltage	0.3		1.65	ms
6.5.2a	DVFS_SLOPE_QFF	DVFS timing requirements in forced PWM, low BW case	Step-duration during DVFS voltage adjustments from 0.6V to 1.4V	2.9	3.2	3.5	mV/μs
Switching Characteristics							
6.5.2c	DVFS_FALL	DVFS timing requirements in forced PWM, falling slope	Step-duration during DVFS voltage adjustments from 1.4V to 0.6V	0.45	0.53	0.61	mV/μs
6.6.1a	f _{SW}	Switching Frequency, forced PWM, high or low BW case	Forced PWM, V _{IN} = 3.3V to 5V, V _{OUT} = 0.8V to 1.8V, I _{OUT} = 1A to 1.8A		2.3		MHz

5.7 BUCK2, BUCK3 Converter (続き)

over operating free-air temperature range (unless otherwise noted)

POS	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
6.6.1b	f_{SW}	Switching Frequency, fixed frequency, high or low BW case, no Spread Spectrum	Fixed - Frequency, $V_{IN} = 3.3V$ to $5V$, $V_{OUT} = 0.8V$ to $1.8V$, $I_{OUT} = 1A$ to $1.8A$	2.18	2.3	2.42	MHz
6.6.2	$f_{SW_SS_EN}$	Switching Frequency, fixed frequency, high or low BW case, with Spread Spectrum enabled	Fixed - Frequency, $V_{IN} = 3.3V$ to $5V$, $V_{OUT} = 0.8V$ to $1.8V$, $I_{OUT} = 1A$ to $1.8A$ Spread spectrum enabled	1.95		2.65	MHz

(1) PV_{IN_Bx} must not exceed $VSYS$

(2) Refers to DC-regulation only. Transient response may require more headroom. With low headroom, the frequency variation increases for quasi-fixed frequency.

5.8 General Purpose LDOs (LDO1, LDO2)

over operating free-air temperature range (unless otherwise noted)

POS	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Electrical Characteristics						
7.1.1	V_{IN_LDO}	Input Voltage (LDO-mode) ⁽¹⁾	LDO-mode, maximum $VSYS$	1.5	5.5	V
7.1.2	$V_{IN_LDO_BYP}$	Input Voltage (bypass-mode) ^{(1) (5)}	Bypass-mode, maximum $VSYS$	1.5	3.4	V
7.1.3	$V_{IN_LDO_LSW}$	Input Voltage (LSW-mode) ⁽¹⁾	LSW-mode, maximum $VSYS$	1.5	5.5	V
7.1.4	V_{OUT_LDO}	LDO Output Voltage configurable Range	LDO mode, with 50-mV steps, $V_{IN} - V_{OUT} > 300$ mV	0.6	3.4	V
7.1.5	$V_{OUT_LDO_BYP}$	LDO Output Voltage configurable Range in bypass-mode	Bypass mode, configurable V_{OUT} range with 50-mV steps	1.5	3.4	V
7.1.6	V_{OUT_STEP}	Output Voltage Steps	LDO mode, $0.6V \leq V_{OUT} \leq 3.4V$	50		mV
7.1.7	$V_{DROPOUT}$	Dropout Voltage	$V_{INmin} \leq V_{IN} \leq V_{INmax}$, $I_{OUT} = 400$ mA	150	300	mV
7.1.8	$V_{OUT_ACCURACY_H}$	Total DC Output Voltage accuracy, including Voltage References, DC load and line regulations, process and temperature variations	LDO-mode, $V_{IN} - V_{OUT} > 300$ mV, $V_{OUT} \geq 1V$	-1.1%	1.1%	
7.1.9	$V_{OUT_ACCURACY_L}$	Total DC Output Voltage accuracy, including Voltage References, DC load and line regulations, process and temperature variations	LDO-mode, $V_{IN} - V_{OUT} > 300$ mV, $V_{OUT} < 1V$	-11	11	mV
7.1.10	R_{BYPASS_H}	Bypass Resistance, high output voltage	$2.5V \leq V_{IN} \leq 3.6V$, $V_{IN} \leq VSYS$, $I_{OUT} = 400$ mA, bypass-mode		200	m Ω
7.1.11	R_{BYPASS_L}	Bypass Resistance, low output voltage	$1.5V \leq V_{IN} \leq 2.5V$, $V_{IN} \leq VSYS$, $I_{OUT} = 400$ mA, bypass-mode		250	m Ω
7.1.12	R_{LSW_H}	LSW Resistance, high output voltage	$2.5V \leq V_{IN} \leq 5.5V$, $V_{IN} \leq VSYS$, $I_{OUT} = 400$ mA, LSW-mode		200	m Ω
7.1.13	R_{LSW_L}	LSW Resistance, low output voltage	$1.5V \leq V_{IN} \leq 2.5V$, $V_{IN} \leq VSYS$, $I_{OUT} = 400$ mA, LSW-mode		250	m Ω
7.2.1	$V_{LOAD_TRANSIENT}$	Transient Load Regulation, ΔV_{OUT}	$I_{OUT} = 20\%$ to 80% to 20% of I_{OUT_MAX} , $t_r = t_f = 1$ μ s	-35	35	mV
7.2.2	$V_{LINE_TRANSIENT}$	Transient Line Regulation	V_{IN} step = 600 mV _{PP} , $t_R = t_F = 10$ μ s, LDO not in dropout condition, LDO-mode	-25	25	mV
7.2.3	$NOISE_{RMS}$	RMS Noise	100 Hz $< f \leq 100$ kHz, $V_{IN} = 3.3$ V, $V_{OUT} = 1.8$ V, $I_{OUT} = 300$ mA		600	μ V _{RMS}
7.2.4	V_{RIPPLE}	Voltage Ripple			5	mV _{PP}

5.8 General Purpose LDOs (LDO1, LDO2) (続き)

over operating free-air temperature range (unless otherwise noted)

POS	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
7.3.1	I _{OUT_MAX}	Output Current	$V_{PVIN_LDOxmin} \leq V_{IN} \leq V_{PVIN_LDOxmax}$ Applies to LDO-, bypass- and LSW-mode			400	mA		
7.3.2	I _{CURRENT_LIMIT}	Short Circuit Current Limit	V _{IN} = 3.6V, V _{OUT} = 0V			600	980	1600	mA
7.3.3	I _{IN_RUSH_LDO}	LDO Inrush Current	LDO-mode, with maximum 20-μF load connected to VLDOx, I _{OUT} = 0 mA or 400mA			1500			mA
7.3.4	I _{IN_RUSH_LDO_BYP}	LDO Inrush Current in bypass-mode	Bypass-mode, with maximum 50-μF load connected to VLDOx			1500			mA
7.3.5	I _{IN_RUSH_LDO_LSW}	LDO Inrush Current in LSW-mode	LSW-mode, with maximum 50-μF load connected to VLDOx			1500			mA
7.3.6	R _{DISCHARGE}	Pulldown Discharge Resistance at LDO Output	Active only when converter is disabled. Applies to LDO-, bypass- and LSW-mode			100	200	300	Ω
7.3.7a	I _{Q_ACTIVE_LDO}	Quiescent Current in ACTIVE state at 25°C, LDO-mode	LDO-mode, I _{OUT} = 0 mA, T _J = 25°C			50	62		μA
7.3.7b	I _{Q_ACTIVE_LDO}	Quiescent Current in ACTIVE state -40°C to 125°C, LDO-mode	LDO-mode, I _{OUT} = 0 mA, T _J = -40°C to 125°C			50	65		μA
7.3.7b	I _{Q_ACTIVE_LDO}	Quiescent Current in ACTIVE state -40°C to 150°C, LDO-mode	LDO-mode, I _{OUT} = 0 mA, T _J = -40°C to 150°C			50	66		μA
7.3.8a	I _{Q_ACTIVE_LDO_BY P}	Quiescent Current in ACTIVE state at 25°C, bypass-mode	bypass-mode, I _{OUT} = 0 mA, T _J = 25°C			43	48		μA
7.3.8b	I _{Q_ACTIVE_LDO_BY P}	Quiescent Current in ACTIVE state -40°C to 125°C, bypass-mode	bypass-mode, I _{OUT} = 0 mA, T _J = -40°C to 125°C			43	50		μA
7.3.8b	I _{Q_ACTIVE_LDO_BY P}	Quiescent Current in ACTIVE state -40°C to 150°C, bypass-mode	bypass-mode, I _{OUT} = 0 mA, T _J = -40°C to 150°C			43	50		μA
7.3.9a	I _{Q_ACTIVE_LDO_LS W}	Quiescent Current in ACTIVE state at 25°C, LSW-mode	LSW-mode, I _{OUT} = 0 mA, T _J = 25°C			46	53		μA
7.3.9b	I _{Q_ACTIVE_LDO_LS W}	Quiescent Current in ACTIVE state -40°C to 125°C, LSW-mode	LSW-mode, I _{OUT} = 0 mA, T _J = -40°C to 125°C			46	53		μA
7.3.9b	I _{Q_ACTIVE_LDO_LS W}	Quiescent Current in ACTIVE state -40°C to 150°C, LSW-mode	LSW-mode, I _{OUT} = 0 mA, T _J = -40°C to 150°C			46	54		μA
7.4.1	C _{IN}	Input Filtering Capacitance ⁽²⁾	Connected from PVIN_LDOx to GND Applies to LDO-, bypass- and LSW-mode			1.6	2.2		μF
7.4.2	C _{OUT}	Output Filtering Capacitance ⁽³⁾	Connected from VLDOx to GND, LDO-mode			1.6	2.2	4	μF
7.4.3	C _{OUT_TOTAL}	Total Capacitance at Output (Local + POL), LDO-mode ⁽⁴⁾	1 MHz < f < 10 MHz					20	μF
7.4.4	C _{OUT_TOTAL_BYP}	Total Capacitance at Output (Local + POL), bypass-mode ⁽⁴⁾	1 MHz < f < 10 MHz					50	μF

5.8 General Purpose LDOs (LDO1, LDO2) (続き)

over operating free-air temperature range (unless otherwise noted)

POS	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
7.4.5	C _{OUT_TOTAL_LSW}	Total Capacitance at Output (Local + POL), LSW-mode ⁽⁴⁾	1 MHz < f < 10 MHz			50	μF
7.4.6	C _{ESR}	Filtering capacitor ESR max	1 MHz < f < 10 MHz		10	20	mΩ
Timing Requirements							
7.5.1	t _{RAMP}	Ramp Time LDO in LDO- and bypass-mode	Measured from enable to 98% of target value, LDO-mode or bypass-mode, measured when enabled individually, assuming no residual voltage			950	μs
7.5.2	t _{RAMP_SLEW}	Ramp up Slew Rate in LDO- and bypass-mode	V _{OUT} from 0.3 V to 90% of V _{OUT}			12	mV/μs
7.5.3	t _{RAMP_LSW}	Ramp Time LSW-mode	Measured from enable to target value, LSW-mode, assuming no residual voltage			1250	μs
7.5.4	t _{RAMP_SLEW}	Ramp up Slew Rate in LSW-mode	V _{OUT} from 0.3 V to 90% of V _{OUT}			12	mV/μs
7.5.5	t _{TRANS_1P8_3P3}	Transition Time 1.8V - 3.3V	V _{IN} = 4.0V, I _{OUT} = 300mA		2		ms
7.5.6	t _{TRANS_3P3_1P8}	Transition Time 3.3V - 1.8V	V _{IN} = 4.0V, I _{OUT} = 300mA		2		ms

- (1) PVIN_LDOx must not exceed V_{SYS}
- (2) Input capacitors must be placed as close as possible to the device pins.
- (3) When DC voltage is applied to a ceramic capacitor, the effective capacitance is reduced due to DC bias effect. The table above therefore lists the minimum value as CAPACITANCE. In order to meet the minimum capacitance requirement, the nominal value of the capacitor may have to be scaled accordingly to take the drop of capacitance into account for a given dc voltage at the outputs of regulators.
- (4) Additional capacitance, including local and POL, beyond the specified value can cause the LDO to become unstable
- (5) PVIN_LDOx voltage must be within (configured V_{OUT}) and (configured V_{OUT} + 200mV), maximum 3.6V.

5.9 General Purpose LDOs (LDO3, LDO4)

over operating free-air temperature range (unless otherwise noted)

POS	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Electrical Characteristics							
8.1.1	V _{IN}	Input Voltage (LDO-mode) ⁽¹⁾	LDO-mode, maximum V _{VSYS}	2.2		5.5	V
8.1.2	V _{IN}	Input Voltage (LSW-mode) ⁽¹⁾	LSW-mode, maximum V _{VSYS}	2.2		5.5	V
8.1.3	V _{OUT}	LDO Output Voltage configurable Range	V _{IN} = 2.2V to 5.5V, maximum V _{VSYS}	1.2		3.3	V
8.1.4	V _{OUT_STEP}	Output voltage Steps	1.2V ≤ V _{OUT} ≤ 3.3V		50		mV
8.1.5	V _{DROPOUT}	Dropout Voltage	V _{INmin} ≤ V _{IN} ≤ V _{INmax} , I _{OUT} = I _{OUTmax}		150	300	mV
8.1.6	V _{OUT_DC_ACCURACY}	Total DC accuracy including DC load and line regulation for all valid output voltages	LDO-mode, V _{IN} - V _{OUT} > 300 mV	-1%		1%	
8.1.7	R _{BYPASS}	Bypass resistance in LSW-mode	V _{IN} = 3.3V, I _{OUT} = 100mA, Loadswitch-mode enabled			1	Ω
8.2.1	V _{LOAD_TRANSIENT}	Transient load regulation, ΔV _{OUT}	V _{IN} = 3.3V, V _{OUT} = 1.80V, I _{OUT} = 20% of I _{OUT_MAX} to 80% of I _{OUT_MAX} in 1μs, C _{OUT} = 2.2μF	-25		25	mV
8.2.2	V _{LINE_TRANSIENT}	Transient line regulation, ΔV _{OUT} / V _{OUT}	On mode, not under dropout condition, V _{IN} step = 600 mV _{PP} , t _r = t _f = 10μs	-25		25	mV
8.2.3	NOISE _{RMS}	RMS Noise	LDO-mode, f=100Hz to 100KHz, V _{IN} = 3.3V, V _{OUT} = 1.8V, I _{OUT} = 300mA		15		μV _{RMS}

5.9 General Purpose LDOs (LDO3, LDO4) (続き)

over operating free-air temperature range (unless otherwise noted)

POS	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
8.2.4	PSRR _{1KHZ}	Power Supply Ripple Rejection	LDO-mode, V _{IN} = 3.3V, V _{OUT} = 1.8V, I _{OUT} = 300mA			71	db		
8.2.5	PSRR _{10KHZ}	Power Supply Ripple Rejection	LDO-mode, V _{IN} = 3.3V, V _{OUT} = 1.8V, I _{OUT} = 300mA			64	db		
8.2.6	PSRR _{100KHZ}	Power Supply Ripple Rejection	LDO-mode, V _{IN} = 3.3V, V _{OUT} = 1.8V, I _{OUT} = 300mA			61	db		
8.2.7	PSRR _{1MHZ}	Power Supply Ripple Rejection	LDO-mode, V _{IN} = 3.3V, V _{OUT} = 1.8V, I _{OUT} = 300mA			26	db		
8.3.1	I _{OUT}	Output Current				300	mA		
8.3.2	I _{CURRENT_LIMIT}	Short Circuit Current Limit	V _{IN} = 3.6V, V _{OUT} = 0V, Tested under a pulsed load condition			400	900	mA	
8.3.3	I _{IN_RUSH}	LDO inrush current	LDO- or LSW-mode, V _{IN} = 3.3V and then LDO is enabled, C _{OUT} = 4μF, I _{OUT} = 0 mA or 300mA			650	mA		
8.3.4	R _{DISCHARGE}	Active only when converter is disabled	120	250	400	Ω			
8.3.5a	I _{Q_ACTIVE}	Quiescent Current in ACTIVE state at 25°C	V _{VSYS} = V _{IN} = 3.3 V, I _{OUT} = 0 mA Applies to LDO-mode, T _J = 25°C			25	30	μA	
8.3.5b	I _{Q_ACTIVE}	Quiescent Current in ACTIVE state -40°C to 125°C	V _{VSYS} = V _{IN} = 3.3 V, I _{OUT} = 0 mA Applies to LDO-mode, T _J = -40°C to 125°C			25	40	μA	
8.3.5b	I _{Q_ACTIVE}	Quiescent Current in ACTIVE state -40°C to 150°C	V _{VSYS} = V _{IN} = 3.3 V, I _{OUT} = 0 mA, Applies to LDO-mode, T _J = -40°C to 150°C			25	40	μA	
8.3.5c	I _{Q_ACTIVE}	Quiescent Current in ACTIVE state at 25°C	V _{VSYS} = V _{IN} = 3.3 V, I _{OUT} = 0 mA Applies to LSW-mode, T _J = 25°C			60	112	μA	
8.3.5d	I _{Q_ACTIVE}	Quiescent Current in ACTIVE state -40°C to 125°C	V _{VSYS} = V _{IN} = 3.3 V, I _{OUT} = 0 mA Applies to LSW-mode, T _J = -40°C to 125°C			70	145	μA	
8.3.5d	I _{Q_ACTIVE}	Quiescent Current in ACTIVE state -40°C to 150°C	V _{VSYS} = V _{IN} = 3.3 V, I _{OUT} = 0 mA, Applies to LSW-mode, T _J = -40°C to 150°C			70	145	μA	
8.4.1	C _{IN}	Input Filtering Capacitance (2)	2.2	4.7		μF			
8.4.2	C _{OUT}	Output Filtering Capacitance (2)	Connected from VLDOx to GND, LDO-mode			1.6	2.2	4	μF
8.4.3a	C _{OUT_TOTAL_FAST}	Total Capacitance at Output (Local + POL), fast ramp-time (3)	1 MHz < f < 10 MHz, impedance between output and point-of-load maximum 6nH				15	μF	
8.4.3b	C _{OUT_TOTAL_SLOW}	Total Capacitance at Output (Local + POL), slow ramp-time (3)	1 MHz < f < 10 MHz, impedance between output and point-of-load maximum 6nH				30	μF	
8.4.4	C _{ESR}	Filtering capacitor ESR max	1MHz to 10MHz			10	20	mΩ	
Timing Requirements									
8.5.1a	t _{RAMP_FAST}	Ramp Time fast	Measured from enable to 98% of target value, LDO-mode, measured when enabled individually, assuming no residual voltage				660	μs	
8.5.1b	t _{RAMP_SLOW}	Ramp Time slow	Measured from enable to 98% of target value, LDO-mode, measured when enabled individually, assuming no residual voltage				2.3	ms	

5.9 General Purpose LDOs (LDO3, LDO4) (続き)

over operating free-air temperature range (unless otherwise noted)

POS	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
8.5.2a	t _{RAMP_SLEW_FAST}	Ramp Up Slew Rate fast	LDO- or LSW-mode, measured from 0.5V to target value			25	mV/μs
8.5.2b	t _{RAMP_SLEW_SLOW}	Ramp Up Slew Rate slow	LDO- or LSW-mode, measured from 0.5V to target value			9	mV/μs

- (1) PVIN_LDOx must not exceed VSYS
- (2) When DC voltage is applied to a ceramic capacitor, the effective capacitance is reduced due to DC bias effect. The table above therefore lists the minimum value as CAPACITANCE. In order to meet the minimum capacitance requirement, the nominal value of the capacitor may have to be scaled accordingly to take the drop of capacitance into account for a given dc voltage at the outputs of regulators.
- (3) Additional capacitance, including local and POL, beyond the specified value can cause the LDO to become unstable

5.10 GPIOs and multi-function pins (EN/PB/VSENSE, nRSTOUT, nINT, GPO1, GPO2, GPIO, MODE/RESET, MODE/STBY, VSEL_SD/VSEL_DDR)

over operating free-air temperature range (unless otherwise noted)

POS	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Electrical Characteristics							
9.1.1	V _{OL}	Low-level Output Voltage (open-drain)	VIO = 3.6V, I _{OL} = 2mA, GPO1, GPO2, GPIO, nRSTOUT, nINT			0.40	V
9.1.2	V _{IL}	Low-level Input Voltage	EN/PB, MODE/STBY, MODE/RESET and VSEL_SD/VSEL_DDR, GPIO			0.4	V
9.1.3	V _{IH}	High-level Input Voltage	EN/PB, MODE/STBY, MODE/RESET and VSEL_SD/VSEL_DDR, GPIO	1.26			V
9.1.4	V _{VSENSE}	VSENSE Comparator Threshold (EN/PB/VSENSE)		1.08	1.20	1.32	V
9.1.5	V _{VSENSE_HYS}	VSENSE Comparator Hysteresis (EN/PB/VSENSE)		8	30	55	mV
9.1.6	I _{LKG}	Input leakage current (GPIO, EN/PB/VSENSE, MODE/STBY, MODE/RESET, VSEL_SD/VSEL_DDR)	V _{IN} = 3.3 V			1.0	μA
9.1.7	C _{IN}	Internal input pin capacitance (GPIO, EN/PB/VSENSE, MODE/STBY, MODE/RESET, VSEL_SD/VSEL_DDR)				10	pF
9.1.8	I _{PD}	pull-down current, available 100us after VSYS is applied	on pins GPO1, GPO2, GPIO, MODE/STBY, MODE/RESET, VSEL_SD/VSEL_DDR, nINT, nRSTOUT	18	25	35	nA
9.1.9	I _{LKG_VSYS_ONLY}	Pin leakage when VSYS is present, but digital supply VDD1P8 is not	SDA only			1	μA
9.1.10	V _{PIN_VSYS_ONLY}	Pin voltage when VSYS is present, but digital supply VDD1P8 is not	GPO1, GPO2, GPIO, nRSTOUT, nINT, I _{OL} =2mA			0.4	V
Timing Requirements							
9.2.1a	t _{FALL}	Output buffer fall time (90% to 10%)	GPO1, GPO2, GPIO, nRSTOUT, nINT, C _{OUT} = 10pF			50	ns
9.2.1b	t _{RISE}	GPIO Output buffer rise time (10% to 90%)	GPIO, applicable in Multi-PMIC-configuration			5	μs
9.2.1.1	t _{DLY_FALL}	Output buffer falling time delay (input crossing 50% to output crossing 50%)	C _{OUT} = 10pF			50	ns

5.10 GPIOs and multi-function pins (EN/PB/VSENSE, nRSTOUT, nINT, GPO1, GPO2, GPIO, MODE/RESET, MODE/STBY, VSEL_SD/VSEL_DDR) (続き)

over operating free-air temperature range (unless otherwise noted)

POS	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
9.2.2.1	t _{DLY_RISE}	Open Drain Output buffer rising time delay (digital input to output crossing 50%)	C _{OUT} = 10pF, R _{PU} =1k (external pull up), V _{IO} = 1.8V			300	ns
9.2.2.3	FLT_HIGH _{Duration}	Time the digital has allotted for the test to see if the pin can be pulled high internally	C _{OUT} = 10pF	15			μs
9.2.2.4	FLT_LOW _{Duration}	Time the digital has allotted for the test to see if the pin can be pulled low internally	C _{OUT} = 10pF	15			μs
9.2.2a	t _{PB_ON_SLOW}	EN/PB/VSENSE, Wait Time PB, ON request, slow	PB, falling Edge	540	600	660	ms
9.2.2b	t _{PB_ON_FAST}	EN/PB/VSENSE, Wait Time PB, ON request, fast	PB, falling Edge	180	200	220	ms
9.2.3	t _{PB_OFF}	EN/PB/VSENSE, Wait Time PB, OFF request	PB, falling Edge	7.2	8.0	8.8	s
9.2.4	t _{PB_RISE_DEGL}	EN/PB/VSENSE, Deglitch time PB, rising edge	PB, rising Edge, applicable after the successful long-press-OFF-request	115	200	275	ms
9.2.5	t _{PB_INT_DEGL}	EN/PB/VSENSE, Deglitch time PB, rising or falling edge	PB, rising or falling Edge	59	100	137	ms
9.2.6	t _{DEGL_EN_Rise_Slow}	EN/PB/VSENSE, DeglitchTime EN slow, rising	EN, rising Edge	45	50	55	ms
9.2.7	t _{DEGL_EN_Rise_Fast}	EN/PB/VSENSE, DeglitchTime EN fast, rising	EN, rising Edge	60	120	150	μs
9.2.8	t _{DEGL_EN_Fall}	EN/PB/VSENSE, DeglitchTime EN, falling	EN, falling Edge	50	70	93	μs
9.2.9	t _{DEGL_VSENSE_Rise}	VSENSE rising: only gated by VSYS _{POR_Rising} and VSENSE-voltage	VSENSE, rising Edge		N/A		
9.2.10	t _{DEGL_VSENSE_Fall}	EN/PB/VSENSE, DeglitchTime VSENSE, falling, regardless of fast/slow setting	VSENSE, falling Edge	50	70	93	μs
9.2.11	t _{DEGL_EN/VSENSE_I2C}	EN/VSENSE falling edge deglitch time after I2C-triggered shutdown	EN/VSENSE falling edge after previous shutdown request by I2C (shorter than 9.2.8)	12.5	25	37.5	μs
9.2.12	t _{DEGL_RESET}	MODE/RESET, Deglitch Time RESET	RESET, rising and falling Edge	90	120	150	μs
9.2.13	t _{DEGL_MFP}	Deglitch Time MODE/STBY, MODE(not/RESET), VSEL_SD/VSEL_DDR	Rising and falling Edge	90	120	150	μs
9.2.14	t _{DEGL_GPIO}	Deglitch Time GPIO	Rising and falling Edge	6.6	15.6	18	μs
9.2.15	t _{REACTION_ON}	ON-request propagation delay (after deglitch)	Includes oscillator startup, sampling delay and reaction delay (excluding deglitch)		75	103	μs
9.2.16	t _{REACTION_OFF}	OFF-request propagation delay (after deglitch)	Includes sampling delay and reaction delay (excluding deglitch)	39	56	73.5	μs

5.11 Voltage and Temperature Monitors

over operating free-air temperature range (unless otherwise noted)

POS	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Electrical Characteristics						
10.1.1	$V_{BUCKx_UV_TH_5}$, $V_{LDOx_UV_TH_5}$	Undervoltage monitoring for buck output, programable low-going threshold accuracy	UV_THR = 0x0		-5%	
10.1.2	$V_{BUCKx_UV_TH_10}$, $V_{LDOx_UV_TH_10}$	Undervoltage monitoring for buck output and LDO output, programable low-going threshold accuracy	UV_THR = 0x1		-10%	
10.1.3	$V_{BUCKx_UV_H_ACC}$, $V_{LDOx_UV_H_ACC}$	Undervoltage Threshold Accuracy, $V_{OUT} \geq 1V$	$V_{OUT} \geq 1V$		-1.5%	+1.5%
10.1.4	$V_{BUCKx_UV_L_ACC}$, $V_{LDOx_UV_L_ACC}$	Undervoltage Threshold Accuracy, $V_{OUT} < 1V$	$V_{OUT} < 1V$		-10	+10 mV
10.1.5	$V_{BUCKx_UV_HYS}$, $V_{LDOx_UV_HYS}$	Undervoltage Hysteresis	0.25%	1%	1.75%	
10.1.6	$V_{BUCKx_SCG_TH}$, $V_{LDOx_SCG_TH}$	Short-circuit (SCG) and residual voltage (RV) detection low-going threshold	220	260	300	mV
10.1.7	$V_{BUCKx_SCG_HYS}$, $V_{LDOx_SCG_HYS}$	Short-circuit (SCG) and residual voltage (RV) detection threshold hysteresis		75		mV
10.2.1a	T_{WARM_Rising}	Temperature rising Warning Threshold (WARM)	for each of the four sensors		130	140 150 °C
10.2.1b	$T_{WARM_Falling}$	Temperature falling Warning Threshold (WARM)	for each of the four sensors		125	135 145 °C
10.2.2a	T_{HOT_Rising}	Temperature rising Shutdown Threshold (TSD, HOT)	for each of the four sensors		140	150 160 °C
10.2.2b	$T_{HOT_Falling}$	Temperature falling Shutdown Threshold (TSD, HOT)	for each of the four sensors		130	140 150 °C
10.2.3	T_{HYS}	Temperature Hysteresis for WARM	for each of the four sensors		-5	°C
Timing Requirements						
10.3.1a	$t_{DEGLITCH}$	Fault Detection Deglitch Time for Under Voltage (UV) and Short to GND (SCG)	Measured from UV/SCG event		13	20 27 μs
10.3.1b	$t_{DEGLITCH_OC_short}$	Fault Detection Deglitch Time for Over Current (OC), rising edge, short	Measured from OC event, rising edge		26	35 45 μs
10.3.1c	$t_{DEGLITCH_OC_long}$	Fault Detection Deglitch Time for Over Current (OC), rising edge, long	Measured from OC event, rising edge		1.6	2 2.2 ms
10.3.2a	$t_{REACTION}$	Fault Reaction Time for Under Voltage (UV) and Short to GND (SCG) (including deglitch time)	Measured from UV/SCG event to nINT pulled low		26	40 54 μs
10.3.2b	$t_{REACTION_OC_short}$	Fault Reaction Time for Over Current (OC) (including deglitch time)	Measured from UV/OC/SCG event to nINT pulled low		45	65 81 μs
10.3.2c	$t_{REACTION_OC_long}$	Fault Detection Deglitch Time for Over Current (OC), rising edge, long	Measured from OC event, rising edge		1.6	2 2.2 ms

5.11 Voltage and Temperature Monitors (続き)

over operating free-air temperature range (unless otherwise noted)

POS	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
10.3.2d	t _{REACTION_WARM}	Fault Reaction Time for Temperature Warning (WARM), Thermal Shutdown (TSD / HOT)			525	μs

5.12 I²C Interface

Over operating free-air temperature range (unless otherwise noted). Device supports standard mode (100 kHz), fast mode (400 kHz), and fast mode+ (1 MHz) when VIO is 3.3V or 1.8V.

POS	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Electrical Characteristics							
11.1.1	V _{OL}	Low-level Output Voltage	VIO = 3.6V, I _{OL} = 3mA for Standard mode and Fast mode, I _{OL} = 20mA for Fast mode+, SDA		0.40	V	
11.1.2	V _{IL}	Low-level Input Voltage	SDA, SCL		0.40	V	
11.1.3	V _{IH}	High-level Input Voltage	SDA, SCL		1.26	V	
11.1.4	V _{HYST}	Input buffer Hysteresis	EN_BP/VSENSE, MODE_RESET, MODE_STBY, SDA, SCL, GPIO		100	500	mV
11.1.5	C _B	Capacitive Load for SDA and SCL			400	pF	
Timing Requirements							
11.2.1	f _{SCL}	Serial Clock Frequency	Standard mode		100	kHz	
11.2.2			Fast mode		400		
11.2.3			Fast mode+		1	MHz	
11.3.1	t _{LOW}	SCL low Time	Standard mode		4.7	μs	
11.3.2			Fast mode		1.3		
11.3.3			Fast mode+		0.50		
11.4.1	t _{HIGH}	SCL high Time	Standard mode		4.0	μs	
11.4.2			Fast mode		0.60		
11.4.3			Fast mode+		0.26		
11.5.1	t _{SU,DAT}	Data setup Time	Standard mode		250	ns	
11.5.2			Fast mode		100		
11.5.3			Fast mode+		50		
11.6.1	t _{HD,DAT}	Data hold Time	Standard mode		10	ns	
11.6.2			Fast mode		10		
11.6.6			Fast mode+		10		
11.7.1	t _{SU,STA}	Setup Time for a Start or a REPEATED Start Condition	Standard mode		4.7	μs	
11.7.2			Fast mode		0.60		
11.7.3			Fast mode+		0.26		
11.8.1	t _{HD,STA}	Hold Time for a Start or a REPEATED Start Condition	Standard mode		4.7	μs	
11.8.2			Fast mode		0.60		
11.8.3			Fast mode+		0.26		
11.9.1	t _{BUF}	Bus free Time between a STOP and Start Condition	Standard mode		4.7	μs	
11.9.2			Fast mode		1.3		
11.9.3			Fast mode+		0.50		
11.10.1	t _{SU,STO}	Setup Time for a STOP Condition	Standard mode		0.60	μs	
11.10.2			Fast mode		0.60		
11.10.3			Fast mode+		0.26		

5.12 I²C Interface (続き)

Over operating free-air temperature range (unless otherwise noted). Device supports standard mode (100 kHz), fast mode (400 kHz), and fast mode+ (1 MHz) when VIO is 3.3V or 1.8V.

POS	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
11.10.1	t _{rDA}	Rise Time of SDA Signal	Standard mode, VIO = 1.8V, R _{PU} = 10 kΩ and C _B = 400 pF		1000	ns	
11.10.2			Fast mode, VIO = 1.8V, R _{PU} = 1 kΩ and C _B = 400 pF		20		300
11.10.3			Fast mode+, VIO = 1.8V, R _{PU} = 330 Ω and C _B = 400 pF				120
11.12.1	t _{rDA}	Fall Time of SDA Signal	Standard mode, VIO = 1.8V, R _{PU} = 10 kΩ and C _B = 400 pF		300	ns	
11.12.2			Fast mode, VIO = 1.8V, R _{PU} = 1 kΩ and C _B = 400 pF		6.5		300
11.12.3			Fast mode+, VIO = 1.8V, R _{PU} = 330 Ω and C _B = 400 pF		6.5		120
11.13.1	t _{rCL}	Rise Time of SCL Signal	Standard mode, VIO = 1.8V, R _{PU} = 10 kΩ and C _B = 400 pF		1000	ns	
11.13.2			Fast mode, VIO = 1.8V, R _{PU} = 1 kΩ and C _B = 400 pF		20		300
11.13.3			Fast mode+, VIO = 1.8V, R _{PU} = 330 Ω and C _B = 400 pF				120
11.14.1	t _{rCL}	Fall Time of SCL Signal	Standard mode, VIO = 1.8V, R _{PU} = 10 kΩ and C _B = 400 pF		300	ns	
11.14.2			Fast mode, VIO = 1.8V, R _{PU} = 1 kΩ and C _B = 400 pF		6.5		300
11.14.3			Fast mode+, VIO = 1.8V, R _{PU} = 330 Ω and C _B = 400 pF		6.5		120
11.15.1	t _{SP}	Pulse Width of Spike suppressed (SCL and SDA Spikes that are less than the indicated Width are suppressed)	Fast mode, and fast mode+		50	ns	

5.13 Typical Characteristics




図 5-1. Efficiency BUCK1




図 5-2. Efficiency BUCK23




図 5-3. BUCK1 Load-step response - High Bandwidth, forced PWM




図 5-4. BUCK2 Load-step response - Low Bandwidth, forced PWM




図 5-5. BUCK3 Load-step response - Low Bandwidth, forced PWM







図 5-6. LDO1 Load-step response

5.13 Typical Characteristics (continued)



6 Detailed Description

6.1 Overview

The TPS6521905-Q1 provides three step-down converters, four LDOs, three general-purpose I/Os and three multi-Function pins. The system can be supplied by a single cell Li-Ion battery, two primary cells or a regulated supply. The device is characterized across a -40°C to +125°C temperature range, which makes the PMIC an excellent choice for various automotive applications.

The I2C interface provides comprehensive features for using TPS6521905-Q1. All rails, the GPOs and the GPIO can be enabled or disabled. Voltage thresholds for the undervoltage monitoring can be customized.

The integrated voltage supervisor monitors Buck 1–3 and LDO1–4 for undervoltage. The monitor has two sensitivity settings. A power good signal is provided to report the successful ramp of the power rails and GPIOs. The nRSTOUT pin is pulled low until the device enters ACTIVE state. When powering down from ACTIVE- or STBY-state, nRSTOUT is pulled low again. The nRSTOUT pin has an open-drain output. A fault-pin, nINT, notifies the SoC about faults.

Buck1 step-down converter can supply up to 3.5 A of current, Buck2 and Buck3 can supply up to 2 A each. The default output voltages for each converter can be adjusted through the I2C interface. All three buck-converters feature dynamic voltage scaling. The step-down converters operate in a low power mode at light load or can be forced into PWM operation for noise sensitive applications.


LDO1 and LDO2 support output currents of 400 mA at an output voltage range of 0.6 V to 3.4 V. These LDOs support bypass mode, acting as a load-switch, and allow voltage-changes during operation for applications like SD-card-supply, adjusting the IO-supply of the SD-card from 3.3 V to 1.8 V after initialization.

LDO3 and LDO4 support output currents of 300 mA at an output voltage range of 1.2 V to 3.3 V. These LDOs support load-switch-mode, but not bypass mode.

The I2C-interface, IOs, GPIOs, and multi-function-pins (MFP) allow a seamless interface to a wide range of SoCs.

All configurations of the rails, for example output-voltages, sequencing, are backed up by EEPROM. Please refer to the Technical Reference Manual (TRM) of the chosen configuration.

6.2 Functional Block Diagram



Copyright © 2022, Texas Instruments Incorporated

図 6-1. Functional Block Diagram

注

VIO is the external pull-up supply that must be selected within the recommended operating voltage range.

6.3 Feature Description

6.3.1 Power-Up Sequencing

The TPS6521905-Q1 allows flexible sequencing of the rails. The order of the rails, including GPO1, GPO2, GPIO for the external rails, and the nRSTOUT pin is defined by the NVM. Prior to starting the power-up sequence, the device checks if the voltage on all rails fell below the SCG-threshold to avoid starting into a pre-biased rail. The sequence is timing based. In addition, the previous rail must have passed the UV-threshold, else the subsequent rail is not enabled. If UV is masked, the sequence proceeds even if the UV-threshold is not reached. GPO1, GPO2, GPIO, and LDOs configured in bypass- or LSW-mode are not monitored for under-voltage, thus their outputs do not gate subsequent rails.

In case the sequence is interrupted due to an unmasked fault on a rail, the device powers down. The TPS6521905-Q1 attempts to power up two more times. If both of those re-tries fail to enter ACTIVE state, the device remains in INITIALIZE state until VSYS is power-cycled. While it is encouraged to keep this retry-counter active, one can disable it by setting bit MASK_RETRY_COUNT in INT_MASK_UV register.

To disable the retry-counter, set bit MASK_RETRY_COUNT in INT_MASK_UV register. When set, the device attempts to retry infinitely.

The TPS6521905-Q1 allows to configure the power-down sequence independent from the power-up sequence. The sequences are configured in the non-volatile memory.

At initial power-up, the device monitors the VSYS supply voltage and allows power-up and transition to INITIALIZE state only if VSYS passed the VSYS_{POR_Rising} threshold.

The power-up sequence is configured as follows:


- The slot (respectively the position in the sequence) for each rail and GPO1, GPO2, GPIO, and nRSTOUT is defined using the corresponding *_SEQUENCE_SLOT registers, the four MSB for the power-up sequence, the four LSB for the power-down sequence.
- The duration of each slot is defined in the POWER_UP_SLOT_DURATION_x registers and can be configured as 0 ms, 1.5 ms, 3 ms or 10 ms. In total, 16 slots can be configured, allowing the sequence to span over multiple TPS6521905-Q1-devices if more rails need to be supported.
- In addition to the timing as defined above, the power-up-sequence is also gated by the UV-monitor: a subsequent rail only gets enabled after the previous one passed the under-voltage threshold (unless UV is masked). If a rail has not reached the UV-threshold by the end of t_{RAMP} (respectively t_{RAMP_LSW} , t_{RAMP_SLOW} , t_{RAMP_FAST}), the sequence is aborted and the device sequences down at the end of the slot-duration. For the respective rail, the device sets INT_BUCK_x_y_IS_SET respectively INT_LDO_x_y_IS_SET bit in INT_SOURCE register and BUCKx_UV respectively LDOx_UV bit in INT_BUCK_x_y respectively INT_LDO_x_y register as well as bit TIMEOUT in the INT_TIMEOUT_RV_SD register.
- The initiation of the sequence is gated by the successful discharge of all rails, irrespective if enabled during the sequence or not. If the device is unable to discharge all rails below the SCG-threshold, the device sets INT_BUCK_x_y_IS_SET respectively INT_LDO_x_y_IS_SET bit in INT_SOURCE register and BUCKx_RV respectively LDOx_RV bit if the residual voltage is still present after 4 ms to 5 ms and the device remains in INITIALIZE state.
- The initiation of the sequence is gated by the die-temperature: if any one of the WARM detections is unmasked, the device does not power-up until the temperature on all sensors fell below $T_{WARM_falling}$ threshold if INITIALIZE state was entered due to a thermal event, respectively until the temperature on all sensors is below T_{WARM_rising} threshold if INITIALIZE state was entered from OFF-state. If all thermal sensors are masked (WARM detection not causing a power-down), the device does not power-up until the temperature on all sensors is below $T_{HOT_falling}$ threshold

注

All rails get discharged prior to enable (irrespective if discharge-function is disabled).

An ON-request is deglitched to not trigger on noise. After the deglitch time, the device takes approximately 300 μ s until the first slot of the sequence starts. In case discharging of pre-biased rails is not completed by that time, the start of the sequence is further gated until all rails have discharged below SCG-voltage level.

Below graphic shows the power-up-sequence for NVM-ID 0x01, revision 0x2 as an example:



* depends on EN / PB / VSENSE and long/short configuration, ~0 if FSD is enabled
** if applicable, slot-duration needs to adopt for enable- & ramp-time of external rail

図 6-2. Power-up sequencing (example)

For details on ON-requests please see Push Button and Enable Input (PB/EN/VSENSE).

注意
I2C commands must only be issued after EEPROM-load completed.

6.3.2 Power-Down Sequencing

An OFF-request or a shut-down-fault triggers the power-down sequence. The OFF-request can be triggered by a falling edge on EN/PB/VSENSE if configured for EN or VSENSE respectively a long press of the push-button if configured as PB or by an I2C-command to I2C_OFF_REQ in MFP_CTRL register. This bit self-clears.

An I2C-triggered shut-down requires a renewed ON-request on the EN/PB/VSENSE pin. In case of EN- or VSENSE-configuration, a low-going edge followed by a high-going-edge is required on the EN/PB/VSENSE-pin. The falling-edge deglitch time for EN or VSENSE configuration $t_{DEGL_EN/VSENSE_I2C}$ is shorter than the deglitch-time for pin-induced OFF-requests ($t_{DEGL_EN_Fall}$ and $t_{DEGL_VSENSE_Fall}$). The deglitch-times for PB-configuration remain.

In many cases, the power-down sequence follows the reverse power-up sequence. In some applications, all rails can be required to shut down at the same time with no delay between rails or require wait-times to allow discharging of rail.

The power-down sequence is configured as follows:

- The slot (respectively the position in the sequence) for each rail and GPO1, GPO2, GPIO, and nRSTOUT is defined using the corresponding *_SEQUENCE_SLOT registers, the four MSB for the ON-sequence, the four LSB for the down-sequencing.
- The duration of each slot is defined in the POWER_DOWN_SLOT_DURATION_x registers and can be configured as 0 ms, 1.5 ms, 3 ms or 10 ms. In total, 16 slots can be configured, allowing the sequence to span over multiple TPS6521905-Q1-devices if more rails need to be supported.
- In addition to the slot-duration, the power-down sequence is also gated by the previous rail being discharged below the SCG-threshold, unless active discharge is disabled on the previous rail. If that does not occur, the power-down of subsequent rails is paused. To allow for power-down in case of biased or shorted rails, the sequence continues despite an incomplete discharge of the previous rail after eight times the slot-duration (or 12 ms in case of slot-duration of 0 ms).
- To bypass the discharge-check, set the bit BYPASS_RAILS_DISCHARGED_CHECK in register GENERAL_CONFIG to '1'.


注

In case active discharge on a rail is disabled, unsuccessful discharge of the rail within the slot duration does not gate the disable of the subsequent rail, but the sequence is purely timing based. In case of residual voltage, the RV-bit is be set regardless.

Active discharge is enabled by default and not NVM based. Thus, if desired, discharge need to be disabled after each VSYS-power-cycle. During RESET or OFF-request, the discharge configuration is not reset, as long as VSYS is present. However, in INITIALIZE state and prior to the power-up-sequence, all rails get discharged, regardless of the setting.

During the power-down-sequence, non-EEPROM-backed bits get reset, with the exception of unmasked interrupt bits and *_DISCHARGE_EN bits.

Below graphic shows the power-down-sequence for NVM-ID 0x01, revision 0x2 as an example:



* discharge-duration depends on Vout, Cout and load. Slot-duration needs to adopt. Slot-duration extends up to 8x its configured value.

図 6-3. Power-down sequencing (example)

注意

Do not change the registers related to an ongoing sequence by I2C-command!

Non-NVM-bits are not accessible for approximately 80 μ s after starting a transition into INITIALIZE state.

6.3.3 Push Button and Enable Input (EN/PB/VSENSE)

The EN/PB/VSENSE pin is used to enable the PMIC. The pin can be configured in three ways:

- Device enable (EN):
 - This pin needs to be pulled high to enable the device. Pulling this pin low disables the device.
 - The deglitch-time of the EN-pin is configured by EN_PB_VSENSE_DEGL in MFP_2_CONFIG register.
 - The power-up sequence starts if the EN input is above the V_{IL} -threshold low for the configured $t_{DEGL_EN_Rise}$.
 - To signify the power-up based on an EN/PB/VSENSE pin-event, the device sets bit POWER_UP_FROM_EN_PB_VSENSE in POWER_UP_STATUS_REG register. This bit does not assert the nINT pin. Write W1C to clear the bit.
 - The power-down sequence starts if the EN input is below the V_{IH} -threshold for $t_{DEGL_EN_Fall}$.
 - In case of a shut-down fault, no renewed on-request is required. The device automatically executes the power-up sequence if EN input is still above the V_{IH} -threshold. (EN considered level-sensitive)
 - In case of a cold reset (regardless if by RESET-pin or I2C-request), no renewed on-request is required. The device automatically executes the power-up sequence if EN input is still above the V_{IH} -threshold. (EN considered level-sensitive)
- Push-Button (PB):
 - The PB pin is a CMOS-type input used to power-up the PMIC. Typically, the PB pin is connected to a momentary switch to ground and an external pullup resistor.
 - The hold-time of the push-button is configured by EN_PB_VSENSE_DEGL in MFP_2_CONFIG register.
 - The power-up sequence starts if the PB input is below the V_{IL} -threshold low for the configured t_{PB_ON} .
 - To signify the power-up based on an EN/PB/VSENSE pin-event, the device sets bit POWER_UP_FROM_EN_PB_VSENSE in POWER_UP_STATUS_REG register. This bit does not assert the nINT pin. Write W1C to clear the bit.
 - The PB pin has a rising-edge deglitch $t_{PB_RISE_DEGL}$ to filter bouncing of the switch
 - The power-down sequence starts if the PB input is held low for t_{PB_OFF} -time (not configurable).
 - In case of a shut-down fault, no renewed on-request is required. The device automatically executes the power-up sequence without a PB-press.
 - In case of a cold reset (regardless if by RESET-pin or I2C-request), no renewed on-request is required. The device automatically executes the power-up sequence without a PB-press.
 - A push-button press is only recognized after VSYS is above VSYS_POR-threshold or the PB must be held long enough after VSYS is above VSYS_POR-threshold.
 - Following bits in the signify the PB-press events:
 - PB_FALLING_EDGE_DETECTED: PB was pressed for a time-interval longer than $t_{PB_INT_DEGL}$ since the previous time this bit was cleared. This bit when set, does assert nINT pin (if config bit MASK_INT_FOR_PB='0'). Write W1C to clear.
 - PB_RISING_EDGE_DETECTED: PB was released for a time-interval longer than $t_{PB_INT_DEGL}$ since the previous time this bit was cleared. This bit when set, does assert nINT pin (if config bit MASK_INT_FOR_PB='0'). Write W1C to clear.
 - PB_REAL_TIME_STATUS: Deglitched ($t_{PB_INT_DEGL}$) real-time status of PB pin. Valid only when EN/PB/VSENSE pin is configured as PB. This bit does not assert the nINT pin.
- Power-fail comparator input (VSENSE):
 - Connected to a resistor divider from the supply-line of the pre-regulator, this pin can be used to sense the supply-voltage to the pre-regulator.

- The deglitch-time of the VSENSE-pin is configurable by EN_PB_VSENSE_DEGL in MFP_2_CONFIG register.
- Power-up is gated by VSYS being above the $V_{SYS_{POR_Rising}}$ -threshold and the VSENSE input is above the V_{VSENSE} -threshold (not deglitched)
- The power-up sequence starts if the VSENSE input rises above V_{VSENSE} .
- To signify the power-up based on an EN/PB/VSENSE pin-event, the device sets bit POWER_UP_FROM_EN_PB_VSENSE in POWER_UP_STATUS_REG register. This bit does not assert the nINT pin. Write W1C to clear the bit.
- The power-down sequence starts if the VSENSE input falls below the V_{VSENSE} -threshold for $t_{DEGL_VSENSE_Fall}$, to avoid an un-sequenced power-off due to the loss of VSYS-supply-voltage.
- In case of a shut-down fault, no renewed on-request is required. The device automatically executes the power-up sequence if VSENSE input is still above the V_{VSENSE} -threshold.
- In case of a cold reset (regardless if by RESET-pin or I2C-request), no renewed on-request is required. The device automatically executes the power-up sequence if VSENSE input is still above the V_{VSENSE} -threshold.
- OFF-request by I2C-command
 - An OFF-request can also be triggered by an I2C-command to I2C_OFF_REQ in MFP_CTRL register.
 - After an OFF-request, a new ON-request is required:
 - In case of EN-configuration, the EN input requires a rising edge (EN considered edge-sensitive)
 - In case of PB-configuration, the PB needs to be pressed for a valid ON-request
 - In case of VSENSE-configuration, the VSENSE input requires a rising edge (VSENSE considered edge-sensitive). This ON request can be triggered by power cycling the pre-regulator.
 - The falling-edge deglitch time for EN or VSENSE configuration $t_{DEGL_EN/VSENSE_I2C}$ is shorter than the deglitch-time for pin-induced OFF-requests ($t_{DEGL_EN_Fall}$ and $t_{DEGL_VSENSE_Fall}$). The deglitch-times for PB-configuration remain.
- First Supply detection (FSD)
 - First Supply detection (FSD) allows power-up as soon as supply voltage is applied, even if EN/PB/VSENSE pin is at OFF_REQ status.
 - FSD can be used in combination with any ON-request configuration, EN, PB or VSENSE.
 - FSD can be enabled by setting PU_ON_FSD bit in MFP_2_CONFIG.
 - At first power-up the EN/PB/VSENSE pin is treated as if the pin had a valid ON request.
 - Once VSYS is above the $V_{SYS_{POR_Rising}}$ -threshold, the PMIC
 - loads the EEPROM
 - enters INITIALIZE state
 - perform the discharge-check
 - initiates the power-up-sequence, regardless of the EN/PB/VSENSE-pin-state.
 - To signify the power-up based on FSD, the device sets bit POWER_UP_FROM_FSD in POWER_UP_STATUS_REG register. The nINT-pin does not toggle based on this bit. Write W1C to clear the bit.
 - Thereafter, the EN/PB/VSENSE-pin is treated as if the pin had a valid ON-request, until we enter ACTIVE state (at the expiration of the last slot in the power-up-sequence).
 - After that the device adheres to post-deglitch EN/PB/VSENSE-pin-status: if pin status has changed prior to entering ACTIVE state or in ACTIVE state, the device does adhere to the pin state. For example, if the EN/PB/VSENSE-pin is configured for EN, the device does power down in case the EN-pin is low (for longer than the deglitch time) at the time the device enters ACTIVE state.
 - The duration for how long the ON-request is considered valid, regardless of the pin-state, can be controlled by length of nRSTOUT slot (and empty slots thereafter), as the PMIC enters ACTIVE state only after the last slot of the sequence expired.

6.3.4 Reset to SoC (nRSTOUT)

The reset output (nRSTOUT) is an open-drain output, intended to release the reset to the SoC or FPGA at the end of the power-up sequence. The timing for nRSTOUT is configured in the sequence. nRSTOUT is driven low

until the device enters ACTIVE state or when powering-down from ACTIVE- or STBY-state. The pin is driven high during ACTIVE- and STBY-state.

6.3.5 Buck Converters (Buck1, Buck2, and Buck3)

The TPS6521905-Q1 integrates three buck converters. Buck1 is capable of supporting up to 3.5 A and Buck2/ Buck3 are capable of supporting up to 2 A of load current. The buck converters have an input voltage range from 2.5 V to 5.5 V, and can be connected either directly to the system power or the output of a another buck converter. The output voltage is programmable in the range of 0.6 V to 3.4 V: in 25mV-steps up to 1.4V, in 100mV-steps between 1.4V and 3.4V.

- The ON/OFF state of the buck converters in ACTIVE state is controlled by the corresponding BUCKx_EN bit in the ENABLE_CTRL register.
- The ON/OFF state of the buck converters in STBY state is controlled by the corresponding BUCKx_STBY_EN bit in the STBY_1_CONFIG register.
- In INITIALIZE state, the buck converters are off, regardless of bit-settings.

注意

In case of buck-regulators that are not to be used at all, the FB_Bx pin must be tied to GND and the LX_Bx pin must be left floating.

- The converters activity can be controlled by the sequencer or through I2C communication.

Buck-switch-modes:

• Quasi-fixed-frequency mode

- The converters can operate in forced-PWM mode, irrespective of load-current, or can be allowed to enter pulse-frequency-modulation (PFM) for low load-currents. The mode is controlled by either the MODE/STBY pin or the MODE/RESET pin if either of those is configured as 'MODE', or by an I2C-command to MODE_I2C_CTRL bit in MFP_1_CONFIG register (see pin-configuration and I2C-command in 'PWM/PFM and Low Power Modes (MODE/STBY)' and PWM/PFM and Reset (MODE/RESET)' section.
- During a transition to ACTIVE state or to INITIALIZE state, the buck converters are forced to PWM, irrespective of the pin-state. PFM-entry is only allowed when the device enters ACTIVE state, upon completion of the sequence and expiration of the last power-up-slot.
- In case of a DVFS-induced output voltage change, the TPS6521905-Q1 temporarily forces the buck-regulators into PWM until the voltage change completed. If PFM is allowed, the entry and exit into PFM is load-current dependent. PFM starts when the inductor current reaches 0 A, which is the case at a load current approximately calculated by:
- $I_{LOAD} = \{[(V_{PVIN_Bx} - V_{BUCKx}) / L] \times (V_{BUCKx} / V_{PVIN_Bx}) \times (1 / f_{SW})\} / 2$

注意

The user MUST NOT CHANGE the BUCK_FF_ENABLE! The bit is pre-configured by the manufacturer.

- The converters can be individually configured further for a high-bandwidth-mode for optimum transient-response or lower bandwidth, allowing minimum output filter capacitance. The selection is done by the BUCKx_BW_SEL bits in GENERAL_CONFIG register. This bit must only change if this regulator is disabled. Please note the higher output-capacitance requirements for high bandwidth use case!
- If VSEL_SD/VSEL_DRR is configured as 'VSEL_DDR' by the VSEL_DDR_SD bit in MFP_1_CONFIG register, the output voltage of Buck3 can be controlled by pulling the VSEL_SD/VSEL_DRR pin high, low or leave the pin floating. These settings supports DDR3LV, DDR4, and DDR4LV supply voltages without an EEPROM change.

注意

The VSEL_DDR-pin needs to be hard-wired and must not change during operation.

- The buck converters have an active discharge function. The discharge function can be disabled individually per rail in the DISCHARGE_CONFIG register. If discharge is enabled, the device discharges the output is discharged to ground whenever a rail is disabled.
- Prior to a sequence into ACTIVE state (from INITIALIZE or STBY state), the device discharges the disabled rails regardless of the discharge-configuration to avoid starting into a pre-biased output.
- If a rail is enabled by an I2C-command, active discharge is not enforced, but the rail is only enabled if the output voltage is below the SCG-threshold.
- This register is not EEPROM-backed and does reset if the device enters OFF-state.
- When in INITIALIZE state (during RESET or an I2C-OFF-request), the discharge configuration is not reset.
Note: the power-down-sequence can be violated if the discharge function is disabled.

All Buck Converters support Dynamic Voltage Frequency Scaling (DVFS). The output-voltage can be changed during the operation to optimize the operating voltage for the operation point of the SoC in the lower output voltage range between 0.6 V and 1.4 V. The voltage change is controlled by writing to BUCK1_VOUT respectively BUCK2_VOUT or BUCK3_VOUT registers. During a DVFS-induced voltage transition, the active discharge function is temporarily enabled, irrespective of the discharge-configuration.

Output Capacitance Requirements

The buck converters require sufficient output-capacitance for stability. The required minimum and supported maximum capacitance depends on the configuration:

- for quasi-fixed-frequency, low-bandwidth configuration, a minimum capacitance of 10uF is required and a maximum total capacitance of 75uF is supported
- for quasi-fixed-frequency, high-bandwidth configuration, a minimum capacitance of 30uF is required and a maximum total capacitance of 220uF is supported

Buck Fault Handling

- The TPS6521905-Q1 detects under voltages on the buck converter outputs. The reaction to the detection of an under-voltage is dependent on the configuration of the respective BUCKx_UV bit and the MASK_EFFECT bit in INT_MASK_BUCKS. If not masked, the device sets bit INT_BUCK_1_2_IS_SET respectively INT_BUCK_3_IS_SET bit in INT_SOURCE register and bit BUCKx_UV in INT_BUCK_1_2 respectively INT_BUCK_3 register.

During a voltage transition (for example, when triggered by a DVFS induced voltage change), the device blanks the undervoltage detection by default and activates the undervoltage detection when the voltage transition completed.

If the device detects an undervoltage during the sequence into ACTIVE state (from INITIALIZE or STBY) and UV is not masked, the power-down-sequence starts at the end of the current slot.

If the device detects an undervoltage in ACTIVE-state or STBY-state and UV is not masked, the power-down sequence starts immediately. OC-detection is not maskable.

- The TPS6521905-Q1 provides cycle-by-cycle current-limit on the buck converter outputs. If the device detects over-current for $t_{\text{DEGLITCH_OC_short}}$, respectively for $t_{\text{DEGLITCH_OC_long}}$ (configurable individually per rail with EN_LONG_DEGL_FOR_OC_BUCKx in OC_DEGL_CONFIG register; applicable for rising-edge only), the device sets INT_BUCK_1_2_IS_SET respectively INT_BUCK_3_IS_SET bit in INT_SOURCE register and bit BUCKx_OC (for positive over-current) respectively BUCKx_NEG_OC (for negative over-current) in INT_BUCK_1_2 respectively INT_BUCK_3 register.

During a voltage transition (for example, when triggered by a DVFS induced voltage change), the over current detection is blanked and only gets activated when the voltage transition is completed.

If the over-current occurs during the sequence into ACTIVE state (from INITIALIZE or STBY), the device disables the affected rail immediately and starts the power-down-sequence at the end of the current slot.

If the over-current occurs in ACTIVE-state or STBY-state, the device disables the affected rail immediately and starts the power-down sequence.

OC-detection is not maskable, but the deglitch-time is configurable. It is strongly recommended to use $t_{\text{DEGLITCH_OC_short}}$. Extended over-current can lead to increased aging or overshoot upon recovery.

- The TPS6521905-Q1 detects short-to-ground (SCG) faults on the buck-outputs. The reaction to the detection of an SCG event is to set INT_BUCK_1_2_IS_SET respectively INT_BUCK_3_IS_SET bit in INT_SOURCE register and bit BUCKx_SCG in INT_BUCK_1_2 respectively INT_BUCK_3 register. The affected rail is disabled immediately. The device sequences down all outputs and transitions into the INITIALIZE state.

SCG-detection is not maskable.

If a rail gets enabled, the device blanks SCG detection initially to allow the rail to ramp above the SCG-threshold.

- The TPS6521905-Q1 detects residual voltage (RV) faults on the buck-outputs. The reaction to the detection of an RV event is to set INT_RV_IS_SET bit in INT_SOURCE register and bit BUCKx_RV in INT_RV register. The RV-detection is not maskable, but the nINT-reaction can be configured globally for all rails by MASK_INT_FOR_RV in INT_MASK_WARM register. The BUCKx_RV-flag is set regardless of masking, INT_RV_IS_SET bit is only set if nINT is asserted. The fault-reaction time and potential state-transition depends on the situation when residual voltage is detected:
 - If the device detects residual voltage during an ON-request in the INITIALIZE state, the device gates power-up and the device remains in INITIALIZE state. If the RV-condition exists for more than 4 ms to 5 ms, the device sets BUCKx_RV-bit. If the RV-condition is not present any more, the device transitions to ACTIVE state.
 - If the device detects residual voltage during power-up, ACTIVE_TO_STANDBY, or STANDBY_TO_ACTIVE sequences, the sequence is aborted and the device powers down.
 - If the device detects residual voltage for more than 80 ms on any rail that was disabled during STBY state during a request to leave STBY state, the device transitions into INITIALIZE state. The device sets the BUCKx_RV-bit if the condition persists for 4 ms to 5 ms, but less than 80 ms.
 - If the device detects residual voltage during power-up, ACTIVE_TO_STANDBY, or STANDBY_TO_ACTIVE sequences, the sequence is aborted and the device powers down.
 - If residual voltage is detected during an EN-command of the rail by I2C, the BUCKx_RV-flag is set immediately, but no state transition occurs.
- The buck converters have a local over-temperature sensor. The reaction to a temperature warning is dependent on the configuration of the respective SENSOR_x_WARM_MASK bit in MASK_CONFIG register and the MASK_EFFECT bits in INT_MASK_BUCKS register. If the temperature at the sensor exceeds $T_{\text{WARM_Rising}}$ and is not masked, the device sets INT_SYSTEM_IS_SET bit in INT_SOURCE register and SENSOR_x_WARM bit in INT_SYSTEM register. In case the sensor detects a temperature exceeding $T_{\text{HOT_Rising}}$, the converters power dissipation and junction temperature exceeds safe operating value. The device powers down all active outputs immediately and sets INT_SYSTEM_IS_SET bit in INT_SOURCE register and SENSOR_x_HOT bit in INT_SYSTEM register. The TPS6521905-Q1 automatically recovers once the temperature drops below the $T_{\text{WARM_Falling}}$ threshold value (or below the $T_{\text{HOT_Falling}}$ threshold value in case T_WARM is masked). The _HOT bit remains set and needs to be cleared by writing '1'. The HOT-detection is not maskable.

注意

The buck can only supply output currents up to the respective current limit, including during start-up. Depending on the charge-current into the filter- and load-capacitance, the device potentially cannot drive the full output current to the load while ramping. As a rule of thumb, for a total load-capacitance exceeding 50 μF , the load current must not exceed 25% of the rated output current. This limit applies also for dynamic output-voltage changes.

注意

The TPS6521905-Q1 does not offer differential feedback pins. The device does not support remote sensing. Since a single-ended trace is susceptible to noise and must be as short as possible and thus connect directly to the output filter.

表 6-1. BUCK output voltage settings

BUCKx_VSET [decimal]	BUCKx_VSET [binary]	BUCKx_VSET [hexadecimal]	VOUT (Buck1 & Buck2 and Buck3) [V]
0	000000	00	0.600
1	000001	01	0.625
2	000010	02	0.650
3	000011	03	0.675
4	000100	04	0.700
5	000101	05	0.725
6	000110	06	0.750
7	000111	07	0.775
8	001000	08	0.800
9	001001	09	0.825
10	001010	0A	0.850
11	001011	0B	0.875
12	001100	0C	0.900
13	001101	0D	0.925
14	001110	0E	0.950
15	001111	0F	0.975
16	010000	10	1.000
17	010001	11	1.025
18	010010	12	1.050
19	010011	13	1.075
20	010100	14	1.100
21	010101	15	1.125
22	010110	16	1.150
23	010111	17	1.175
24	011000	18	1.200
25	011001	19	1.225
26	011010	1A	1.250
27	011011	1B	1.275
28	011100	1C	1.300
29	011101	1D	1.325
30	011110	1E	1.350
31	011111	1F	1.375
32	100000	20	1.400
33	100001	21	1.500
34	100010	22	1.600
35	100011	23	1.700
36	100100	24	1.800
37	100101	25	1.900
38	100110	26	2.000
39	100111	27	2.100
40	101000	28	2.200
41	101001	29	2.300
42	101010	2A	2.400
43	101011	2B	2.500

表 6-1. BUCK output voltage settings (続き)

BUCKx_VSET [decimal]	BUCKx_VSET [binary]	BUCKx_VSET [hexadecimal]	VOUT (Buck1 & Buck2 and Buck3) [V]
44	101100	2C	2.600
45	101101	2D	2.700
46	101110	2E	2.800
47	101111	2F	2.900
48	110000	30	3.000
49	110001	31	3.100
50	110010	32	3.200
51	110011	33	3.300
52	110100	34	3.400
53	110101	35	3.400
54	110110	36	3.400
55	110111	37	3.400
56	111000	38	3.400
57	111001	39	3.400
58	111010	3A	3.400
59	111011	3B	3.400
60	111100	3C	3.400
61	111101	3D	3.400
62	111110	3E	3.400
63	111111	3F	3.400

6.3.6 Linear Regulators (LDO1 through LDO4)

The TPS6521905-Q1 offers a total of four linear regulators, where LDO1 and LDO2 share their properties and LDO3 and LDO4 share theirs.

LDO1 and LDO2: 400 mA, 0.6 V .. 3.4 V

Both, LDO1 and LDO2 are general-purpose LDOs intended to provide power to analog circuitry on the SOC or peripherals. The LDOs have an input voltage range from 1.5V to 5.5V, and can be connected either directly to the system power or the output of a Buck converter. The output voltage is programmable in the range of 0.6V to 3.4V in 50mV-steps. Both LDOs support up to 400 mA. The LDOs can be configured in by-pass-mode, acting as load-switches. If configured in bypass-mode, the desired output voltage still needs to be specified in LDOx_VOUT register. The LDOs also support output-voltage changes while enabled, supporting functions like SD-card-IO-supply, changing from 3.3V to 1.8V after initialization, either in LDO-mode at a supply-voltage above 3.3V or with a 3.3V supply changing between bypass-mode and LDO-mode. The LDOs also support Load-switch mode (LSW_mode): in this case, output voltages of 1.5V up to 5.5V are supported. The desired voltage does not need to be configured in the LDOx_VOUT register.

- In case of SD-card-supply, one of the LDOs can be controlled by the VSEL_SD/VSEL_DDR, configured as VSEL_SD. Which LDO is controlled is selected by VSEL_RAIL bit in MFP_1_CONFIG register. The polarity of the pin can be configured via VSEL_SD_POLARITY bit in MFP_1_CONFIG register.

Alternatively, an I2C communication to VSEL_SD_I2C_CTRL in MFP_1_CONFIG register controls the change of the output voltage. Therefore, even if VSEL_SD/VSEL_DDR pin is configured as VSEL_DDR, the VSEL_RAIL bit still needs to be configured to define which LDO is affected by the I2C-command.

- The LDOs can be configured as linear regulators or operate in bypass-mode or be configured as a load-switch (LSW-mode). The mode is configured by LDOx_LSW_CONFIG and LSW_BYP_CONFIG bits in LDOx_VOUT register.

注意

If an LDO is configured in bypass-mode, the output voltage must be configured and the PVIN_LDOx supply voltage must match the configured output voltage. PVIN_LDOx voltage must be within (configured VOUT) and (configured VOUT + 200mV). Violation of this can result in instability.

In bypass- or LSW-mode, the LDO acts as a switch, where VOUT is VIN minus the drop over the FET-resistance (R_{BYPASS} , R_{LSW}).

Output Capacitance Requirements

The LDO regulators require sufficient output-capacitance for stability. The required minimum and supported maximum capacitance depends on the configuration:

- in LDO-mode, a minimum capacitance of 1.6 uF is required and a maximum total load capacitance (output filter and point-of-load combined) of 20 uF is supported
- in LSW- or bypass-mode, a minimum capacitance of 1.6 uF is required and a maximum total capacitance (output filter and point-of-load combined) of 50 uF is supported

LDO3 and LDO4: 300 mA, 1.2 V .. 3.3 V

Both, LDO3 and LDO4 are general-purpose LDOs intended to provide power to analog circuitry on the SoC or peripherals. The LDOs have an input voltage range from 2.2 V to 5.5 V, and can be connected either directly to the system power or the output of a Buck converter. Note, these LDOs need a headroom between VSYS and the LDO-output voltage of minimum 150 mV. The output voltage is programmable in the range of 1.2 V to 3.3 V in 50 mV-steps. Both LDOs support up to 300 mA. The LDOs can be configured to act as load-switches. In this case, output voltages of 2.2 V up to 5.5 V are supported. The desired voltage does not need to be configured in the LDOx_VOUT register.

These LDOs support a fast-ramp-mode with limited output capacitance and a slow-ramp-mode, allowing for larger total load capacitance.

Output Capacitance Requirements

The LDO regulators require sufficient output-capacitance for stability. The required minimum and supported maximum capacitance depends on the configuration:

- for slow-ramp LDO-mode or LSW-mode, a minimum capacitance of 1.6 uF is required and a maximum total capacitance (output filter and point-of-load combined) of 30 uF is supported
- for fast-ramp LDO-mode or LSW-mode, a minimum capacitance of 1.6 uF is required and a maximum total capacitance (output filter and point-of-load combined) of 15 uF is supported

LDO1, LDO2, LDO3 and LDO4

- The ON/OFF state of the LDOs in ACTIVE state is controlled by the corresponding LDOx_EN bit in the ENABLE_CTRL register.
- The ON/OFF state of the LDOs in STBY state is controlled by the corresponding LDOx_STBY_EN bit in the STBY_1_CONFIG register.
- In INITIALIZE state, the LDOs are off, regardless of bit-settings.

注意

In case of linear regulators that are not to be used at all, the VLDOx pin must be left floating.

- Each of the LDOs can be configured as linear regulators or be configured as a load-switch (LSW-mode). LDO1 and LDO2 can also operate in bypass-mode. The mode is configured by LDOx_LSW_CONFIG and LSW_BYP_CONFIG bits in LDOx_VOUT register individually per regulator.

注意

A mode change between LDO(/bypass) and LSW-mode must only be performed, when the regulator is disabled!

(A change between LDO and bypass-mode (supported by LDO1 and LDO2 only) is supported during operation.)

- The LDOs have an active discharge function. Whenever LDOx is disabled, the output is discharged to ground. The discharge function can be disabled individually per rail in the DISCHARGE_CONFIG register.
- Prior to a sequence into ACTIVE state (from INITIALIZE or STBY state), the device discharges the disabled rails regardless of the discharge-configuration to avoid starting into a pre-biased output.
- If a rail is enabled by an I2C-command, active discharge is not enforced, but the rail is only enabled if the output voltage is below the SCG-threshold.
- This register is not EEPROM-backed and is reset if the device enters OFF-state.
- When in INITIALIZE state (during RESET or an I2C-OFF-request), the discharge configuration is not reset. Note: the power-down-sequence can be violated if the discharge function is disabled

LDO Fault Handling

- The TPS6521905-Q1 detects under-voltages on the LDO-outputs. The reaction to the detection of an under-voltage is dependent on the configuration of the LDOx_UV_MASK bit in INT_MASK_LDOS register and the MASK_EFFECT in INT_MASK_BUCKS register. If not masked, the device sets bit INT_LDO_1_2_IS_SET respectively INT_LDO_3_4_IS_SET bit in INT_SOURCE register and bit LDOx_UV in INT_LDO_1_2 register respectively INT_LDO_3_4 register.

During a voltage transition (at power-up or triggered by toggling VSEL_SD-pin or an I2C-command), the device blanks the undervoltage detection by default and activates the undervoltage detection when the voltage transition completed.

If the device detects an undervoltage during the sequence into ACTIVE state (from INITIALIZE or STBY) and UV is not masked, the power-down-sequence starts at the end of the current slot.

If the device detects an undervoltage in ACTIVE-state or STBY-state and UV is not masked, the power-down sequence starts immediately. OC-detection is not maskable.

注意

If a LDO is configured in bypass-mode or LSW-mode, UV-detection is not supported.

- The TPS6521905-Q1 provides current-limit on the LDO-outputs. If the PMIC detects over-current for $t_{\text{DEGLITCH_OC_short}}$, respectively for $t_{\text{DEGLITCH_OC_long}}$ (configurable individually per rail with EN_LONG_DEGL_FOR_OC_LDOx in OC_DEGL_CONFIG register; applicable for rising-edge only), the device sets INT_LDO_1_2_IS_SET respectively INT_LDO_3_4_IS_SET bit in INT_SOURCE register and bit LDOx_OC in INT_LDO_1_2 respectively INT_LDO_3_4 register. The effected rail is disabled immediately.

During a voltage transition (at power-up or triggered by toggling VSEL_SD-pin or an I2C-command), the overcurrent detection is blanked and gets activated when the voltage transition completed.

If the over-current occurs during the sequence into ACTIVE state (from INITIALIZE or STBY), the device disables the affected rail immediately and starts the power-down-sequence at the end of the current slot.

If the over-current occurs in ACTIVE-state or STBY-state, the device disables the affected rail immediately and starts the power-down sequence.

OC-detection is not maskable, but the deglitch-time is configurable. It is strongly recommended to use $t_{\text{DEGLITCH_OC_short}}$. Extended over-current can lead to increased aging or overshoot upon recovery.

- The TPS6521905-Q1 detects short-to-ground (SCG) faults on the LDO-outputs. The reaction to the detection of an SCG event is to set INT_LDO_1_2_IS_SET respectively INT_LDO_3_4_IS_SET bit in INT_SOURCE register and bit LDOx_SCG in INT_LDO_1_2 register respectively INT_LDO_3_4 register. The affected rail is disabled immediately. The device sequences down all outputs and transitions into INITIALIZE state.

SCG-detection is not maskable.

If a rail gets enabled, the device blanks SCG detection initially to allow the rail to ramp above the SCG-threshold.

- The TPS6521905-Q1 detects residual voltage (RV) faults on the LDO-outputs. The reaction to the detection of an RV event is to set INT_RV_IS_SET bit in INT_SOURCE register and bit LDOx_RV in INT_RV register. The RV-detection is not maskable, but the nINT-reaction can be configured globally for all rails by MASK_INT_FOR_RV in INT_MASK_WARM register. The device sets the LDOx_RV-flag regardless of masking, INT_RV_IS_SET bit is only set if nINT is asserted. The fault-reaction time and potential state-transition depends on the situation when the faults are detected:
 - If the device detects residual voltage during an ON-request in the INITIALIZE state, the PMIC gates power-up and the device remains in INITIALIZE state. If the RV-condition is detected for more than 4 ms to 5 ms, the device sets the LDOx_RV-bit but remains in INITIALIZE state as long as the RV-condition exists. If the RV-condition is not present any more, the device transitions to ACTIVE state, provided the ON-request is still valid.
 - If the device detects residual voltage during power-up, ACTIVE_TO_STANDBY, or STANDBY_TO_ACTIVE sequences, the sequence is aborted and the device powers down.
 - If the device detects residual voltage for more than 80 ms on any rail that was disabled during STBY state during a request to leave STBY state, the device transitions into INITIALIZE state. The device sets the LDOx_RV-bit if the condition persists for 4 ms to 5 ms, but less than 80 ms.
 - If the device detects residual voltage during power-up, ACTIVE_TO_STANDBY, or STANDBY_TO_ACTIVE sequences, the sequence is aborted and the device powers down.
 - If the device detects residual voltage during an EN-command of the rail by I2C, the LDOx_RV-bit is set immediately, but no state transition occurs.
- The LDOs have a local over-temperature sensor. The reaction to a temperature warning is dependent on the configuration of the respective SENSOR_x_WARM_MASK bit in and the MASK_EFFECT bit in INT_MASK_BUCKS register. If the temperature at the sensor exceeds T_{WARM_Rising} and is not masked, the device sets INT_SYSTEM_IS_SET bit in INT_SOURCE register and SENSOR_x_WARM bit in INT_SYSTEM register. In case the sensor detects a temperature exceeding T_{HOT_Rising} , the converters power dissipation and junction temperature exceeds safe operating value. The device powers down all active outputs immediately and sets INT_SYSTEM_IS_SET bit in INT_SOURCE register and SENSOR_x_HOT bit in INT_SYSTEM register. The TPS6521905-Q1 automatically recovers once the temperature drops below the $T_{WARM_Falling}$ threshold value (or below the $T_{HOT_Falling}$ threshold value in case T_{WARM} is masked). The _HOT bit remains set and needs to be cleared by writing '1'. The HOT-detection is not maskable.

表 6-2. LDO output voltage settings

LDOx_VSET [decimal]	LDOx_VSET [binary]	LDOx_VSET [hexa-decimal]	VOUT (LDO1 and LDO2, LDO mode) [V]	VOUT (LDO1 and LDO2, bypass-mode) [V]	VOUT (LDO3 and LDO4, LDO mode) [V]
0	000000	00	0.60	reserved	1.20
1	000001	01	0.65	reserved	1.20
2	000010	02	0.70	reserved	1.20
3	000011	03	0.75	reserved	1.20
4	000100	04	0.80	reserved	1.20
5	000101	05	0.85	reserved	1.20
6	000110	06	0.90	reserved	1.20
7	000111	07	0.95	reserved	1.20
8	001000	08	1.00	reserved	1.20
9	001001	09	1.05	reserved	1.20
10	001010	0A	1.10	reserved	1.20
11	001011	0B	1.15	reserved	1.20

表 6-2. LDO output voltage settings (続き)

LDOx_VSET [decimal]	LDOx_VSET [binary]	LDOx_VSET [hexa-decimal]	VOUT (LDO1 and LDO2, LDO mode) [V]	VOUT (LDO1 and LDO2, bypass-mode) [V]	VOUT (LDO3 and LDO4, LDO mode) [V]
12	001100	0C	1.20	reserved	1.20
13	001101	0D	1.25	reserved	1.25
14	001110	0E	1.30	reserved	1.30
15	001111	0F	1.35	reserved	1.35
16	010000	10	1.40	reserved	1.40
17	010001	11	1.45	reserved	1.45
18	010010	12	1.50	1.50	1.50
19	010011	13	1.55	1.55	1.55
20	010100	14	1.60	1.60	1.60
21	010101	15	1.65	1.65	1.65
22	010110	16	1.70	1.70	1.70
23	010111	17	1.75	1.75	1.75
24	011000	18	1.80	1.80	1.80
25	011001	19	1.85	1.85	1.85
26	011010	1A	1.90	1.90	1.90
27	011011	1B	1.95	1.95	1.95
28	011100	1C	2.00	2.00	2.00
29	011101	1D	2.05	2.05	2.05
30	011110	1E	2.10	2.10	2.10
31	011111	1F	2.15	2.15	2.15
32	100000	20	2.20	2.20	2.20
33	100001	21	2.25	2.25	2.25
34	100010	22	2.30	2.30	2.30
35	100011	23	2.35	2.35	2.35
36	100100	24	2.40	2.40	2.40
37	100101	25	2.45	2.45	2.45
38	100110	26	2.50	2.50	2.50
39	100111	27	2.55	2.55	2.55
40	101000	28	2.60	2.60	2.60
41	101001	29	2.65	2.65	2.65
42	101010	2A	2.70	2.70	2.70
43	101011	2B	2.75	2.75	2.75
44	101100	2C	2.80	2.80	2.80
45	101101	2D	2.85	2.85	2.85
46	101110	2E	2.90	2.90	2.90
47	101111	2F	2.95	2.95	2.95
48	110000	30	3.00	3.00	3.00

表 6-2. LDO output voltage settings (続き)

LDOx_VSET [decimal]	LDOx_VSET [binary]	LDOx_VSET [hexa-decimal]	VOUT (LDO1 and LDO2, LDO mode) [V]	VOUT (LDO1 and LDO2, bypass-mode) [V]	VOUT (LDO3 and LDO4, LDO mode) [V]
49	110001	31	3.05	3.05	3.05
50	110010	32	3.10	3.10	3.10
51	110011	33	3.15	3.15	3.15
52	110100	34	3.20	3.20	3.20
53	110101	35	3.25	3.25	3.25
54	110110	36	3.30	3.30	3.30
55	110111	37	3.35	3.35	3.30
56	111000	38	3.40	3.40	3.30
57	111001	39	3.40	3.40	3.30
58	111010	3A	3.40	3.40	3.30
59	111011	3B	3.40	3.40	3.30
60	111100	3C	3.40	3.40	3.30
61	111101	3D	3.40	3.40	3.30
62	111110	3E	3.40	3.40	3.30
63	111111	3F	3.40	3.40	3.30

6.3.7 Interrupt Pin (nINT)

During power-up, the output of the nINT pin does depend on whether any INT_SOURCE flags are set and the configuration of the MASK_EFFECT bit in INT_MASK_BUCKS register-. If one or more flags are set, then nINT pin is pulled low and is only released high after those flags have been cleared by writing '1' to them. Note, the nINT-pin can only transition 'high' if a VIO-voltage for the pull-up is available.

In ACTIVE or STBY state, the nINT pin signals any event or fault condition to the host processor. Whenever a fault or event occurs in the IC, the corresponding interrupt bit is set in the INT register, and the open-drain output is driven low. In case the device transitions to INITIALIZE state, the nINT pin is pulled low as well, regardless if the transition is triggered by an OFF-request or a fault.

If the fault is no longer present, a W1C (write '1' to clear) needs to be performed on the failure bits. This command also allows the nINT-pin to release (return to Hi-Z state).

If a failure persists, the corresponding bit remains set and the INT pin remains low.

The UV-faults can be individually masked per rail in INT_MASK_UV registers. The thermal sensors can individually be masked by SENSOR_x_WARM_MASK in the MASK_CONFIG register. The effect of the masking for UV and WARM is defined globally by MASK_EFFECT bits in MASK_CONFIG register.

The nINT reaction for RV-faults is defined globally by MASK_INT_FOR_RV bits in MASK_CONFIG register.

- 00b = no state change, no nINT reaction, no bit set
- 01b = no state change, no nINT reaction, bit set
- 10b = no state change, nINT reaction, bit set (same as 11b)
- 11b = no state change, nINT reaction, bit set (same as 10b)

注意

Masking poses a risk to the device or the system. In case the masking is performed by I2C-command, the masking bits do get reset to EEPROM-based default after transitioning to INITIALIZE state. Bits corresponding to faults newly configured via I2C as SD-faults do not get cleared.

It is strongly discouraged to mask OC- and UV-detection on the same rail.

6.3.8 PWM/PFM and Low Power Modes (MODE/STBY)

The TPS6521905-Q1 supports low power modes through the I2C-control or through the MODE/STBY pin. The configuration of the pin is selected by MODE_STBY_CONFIG in MFP_2_CONFIG register. The polarity of this pin can be configured by writing to MODE_STBY_POLARITY in MFP_1_CONFIG register. The polarity-configuration must not change after power-up. Only either MODE/RESET or MODE/STBY must be configured as MODE. If both are configured as MODE, MODE/RESET takes priority and MODE/STBY is ignored.

MODE/STBY configured as 'MODE':

- If configured as 'MODE', the pin-status determines the switching-mode of the buck-converters.
- Forcing this pin for longer than $t_{\text{DEGLITCH_MFP}}$ forces the buck-regulators into PWM-mode (irrespective of load current). De-asserting this pin low allows the buck regulators to enter PFM-mode. The entry into PFM and exit from PFM is governed by the load current. Only one pin, either MODE/STBY or MODE/RESET must be configured as 'MODE'.
- The selection of auto-PFM/forced-PWM can also be controlled by writing to the bit MODE_I2C_CTRL in MFP_1_CONFIG register.
- A change of the MODE does not cause a state-transition.
- During power-up of any one of the three bucks, a MODE change is blanked on this rail and only takes effect after the ramp completed.

MODE/STBY configured as 'STBY':

- Forcing this pin for longer than $t_{\text{DEGLITCH_MFP}}$ sequences down the rails selected to turn off in the STBY_1_CONFIG respectively the STBY_2_CONFIG register. De-asserting this pin sequences the selected rails on again.
- A transition into and out of STBY state can also be controlled by writing to the bit STBY_I2C_CTRL in MFP_CTRL register, provided I2C communication is supported during STBY state.
- A change of the MODE/STBY pin configured as 'STBY' does cause a state-transition by definition.
- Regardless of the pin-setting, the device always powers up into ACTIVE state. The device reacts to the STBY-pin-state or I2C-commands only after entering ACTIVE state.

MODE/STBY configured as 'MODE & STBY':

- The pin can be configured to perform both functions, MODE and STBY simultaneously
- Forcing this pin for longer than $t_{\text{DEGLITCH_MFP}}$ sequences down the rails selected to turn off in the STBY_1_CONFIG respectively the STBY_2_CONFIG register and allows auto-PFM entry (only applicable in quasi-fixed-frequency mode). De-asserting this pin sequences the selected rails on again and forces the buck-regulators to forced-PWM. Polarity settings need to be harmonized for this configuration.
- If a transition into and out of STBY state is commanded by writing to the bit STBY_I2C_CTRL in MFP_CTRL register (provided I2C communication is supported during STBY state), a separate command for the MODE-change is required by writing to the bit MODE_I2C_CTRL in MFP_1_CONFIG register.
- A change of the MODE/STBY pin configured as 'MODE&STBY' does cause a state-transition by definition.
- By default STBY is deasserted and the pin is ignored until the device completed the power-up-sequence. During power-up of any one of the three bucks, a MODE-change is blanked on this rail and only takes effect after the ramp completed. A state-change commanded by STBY-pin is reacted to even during the ramp of rails (except during INITIALIZE-to-ACTIVE transition).

Please see below truth-table for pin- and I2C-commands.

表 6-3. MODE/STBY configuration

Pin Name	Pin Configuration (MODE_STBY_CONFIG)	Pin Polarity (MODE_STBY_POLARITY)	Pin state (schematic)	I2C control (MODE_I2C_CTRL)	Resulting Function
MODE/STBY	MODE	x	x	1h	forced PWM
MODE/STBY	MODE	0h	L	0h	auto-PFM
MODE/STBY	MODE	0h	H	0h	forced PWM
MODE/STBY	MODE	1h	L	0h	forced PWM
MODE/STBY	MODE	1h	H	0h	auto-PFM
MODE/STBY	STBY	0	L	x	STBY
MODE/STBY	STBY	0	H	x	ACTIVE
MODE/STBY	STBY	1	L	x	ACTIVE
MODE/STBY	STBY	1	H	x	STBY

6.3.9 PWM/PFM and Reset (MODE/RESET)

This pin can be configured as an alternative MODE pin (in case MODE/STBY is configured for STBY-function) or as a RESET pin. The configuration of the pin is selected by MODE_RESET_CONFIG in MFP_2_CONFIG register. The polarity of this pin can be configured by writing to MODE_RESET_POLARITY in MFP_1_CONFIG register. The polarity-configuration must not change after power-up. Only MODE/RESET or MODE/STBY must be configured as MODE. If both are configured as MODE, MODE/RESET takes priority and MODE/STBY is ignored.

MODE/RESET configured as 'MODE':

- If configured as 'MODE', the pin-status determines the switching-mode of the buck-converters.
- Forcing this pin for longer than $t_{DEGLITCH_MFP}$ forces the buck-regulators into PWM-mode (irrespective of load current). De-asserting this pin low allows the buck regulators to enter PFM-mode. The entry into PFM and exit from PFM is governed by the load current. Only one pin, either MODE/STBY or MODE/RESET must be configured as 'MODE'.
- The selection of auto-PFM/forced-PWM can also be controlled by writing to the bit MODE_I2C_CTRL in MFP_1_CONFIG register.
- A change of the MODE does not cause a state-transition.
- During power-up of any one of the three bucks, a MODE-change is blanked on this rail and only takes effect after the ramp completed.

MODE/RESET configured as 'RESET':

- In RESET configuration, this pin is edge sensitive, but still applies the deglitch time. Consequently, toggling this pin and holding the pin for longer than $t_{DEGLITCH_RESET}$ causes a reset.
- By default, RESET is deasserted and RESET requests, via pin or I2C, are only serviced if the device is in ACTIVE state, STBY state, or transitions between these 2 states.
- The TPS6521905-Q1 supports WARM or COLD reset. The configuration is made by bit WARM_COLD_RESET_CONFIG in MFP_2_CONFIG register.
 - If configured for COLD reset, the device executes the power down sequence and transitions to INITIALIZE state. Then, EEPROM is reloaded and rails power-up again in normal power-up-sequence, provided there are no faults and no OFF-request. The execution of a COLD-reset sets the bit COLD_RESET_ISSUED in POWER_UP_STATUS_REG register. The read-out of this bit allows to track if a COLD-reset was performed. The bit gets set regardless if the reset was commanded by I2C or by the pin. The nINT-pin does not toggle based on this bit. Write W1C to clear the bit.

- If configured for WARM reset, all enabled rails remain on, but the output voltage of rails that support dynamic voltage change is reset to the boot-voltage. Specifically, following configurations get reset to their boot-value: BUCK1_VSET, BUCK2_VSET, BUCK3_VSET, LDO1_VSET, LDO2_VSET, LDO1_BYP_CONFIG, LDO2_BYP_CONFIG and VSEL_SD_I2C_CTRL.

All other bits, even in the same register, remain at their current state. For example, LDOx_LSW_CONFIG, BUCKx_BW_SEL, BUCKx_UV_THR_SEL and the MFP_1_CONFIG register bits do NOT get reset during a WARM-reset.

WARM Reset cannot override the VSEL_SD-pin command. In other words: even if a WARM Reset occurs, if the VSEL_SD pin is commanding 1.8V-LDO mode, that remain in effect.

- A reset can also be triggered by writing to the bit WARM_RESET_I2C_CTRL respectively the bit COLD_RESET_I2C_CTRL in MFP_CTRL register.

注

Shut-down-faults and OFF-requests take priority over a RESET-request. If a RESET-requests occurs simultaneously with one of those, the device enters INITIALIZE state and requires a new ON-request to start up.

Reset requests, via pin or I2c, are only serviced in ACTIVE state, STBY state, or a transition between these two states.

Please see below truth-table for pin- and I2C-commands.

表 6-4. MODE/RESET configuration

Pin Name	Pin Configuration (MODE_RESET_CONFIG)	Pin Polarity (MODE_RESET_POLARITY)	Pin state (schematic)	I2C control (MODE_I2C_CTRL)	Resulting Function
MODE/RESET	MODE*	x	x	1h	forced PWM
MODE/RESET	MODE*	0h	L	0h	auto-PFM
MODE/RESET	MODE*	0h	H	0h	forced PWM
MODE/RESET	MODE*	1h	L	0h	forced PWM
MODE/RESET	MODE*	1h	H	0h	auto-PFM
MODE/RESET	RESET	0	L	x	RESET
MODE/RESET	RESET	0	H	x	normal operation
MODE/RESET	RESET	1	L	x	normal operation
MODE/RESET	RESET	1	H	x	RESET

The * for MODE indicates that the MODE/RESET pin takes priority in case both, MODE/RESET and MODE/STBY are configured as 'MODE', and thus the respective pin to be observed is MODE/RESET.

6.3.10 Voltage Select pin (VSEL_SD/VSEL_DDR)

The function of this pin is configured by VSEL_DDR_SD in MFP_1_CONFIG.

When configured as VSEL_SD, the bit VSEL_RAIL in MFP_1_CONFIG register selects LDO1 or LDO2 to be controlled by the pin. The configuration must not change after power-up.

VSEL_SD/VSEL_DDR configured as 'VSEL_SD': SD-card-IO-select:

The polarity of this pin can be configured by writing to VSEL_SD_POLARITY in MFP_1_CONFIG register. Toggling the pin changes the output voltage of the selected LDO between hard-coded 1.8 V and the voltage

configured in LDOx_VOUT. For the SD-card-IO-supply, LDOx_VOUT must be configured for 3.3 V. A change of the VSEL_SD status does not cause a state-transition.

注意

In SD-card-configuration, customer must configure the pin-polarity and drive the pin so that the LDO delivers 3.3 V at start-up.

VSEL_SD/VSEL_DDR configured as 'VSEL_DDR':

Pulling this pin high sets the output voltage of Buck3 to 1.35 V (DDR3LV), leaving the pin floating sets the output voltage of Buck3 to 1.2 V (DDR4, LP-DDR3, some LP-DDR2), pulling the pin low sets the output voltage of the Buck3 voltage configured in BUCK3_VOUT. For LP-DDR4, BUCK3_VOUT must be configured to 1.1 V.

注意

This function needs to be hard-wired and must not change during operation.

注意

The VSEL_RAIL still needs to be configured for the LDO that supplies the SD-card-IO-voltage, as an I2C-command toggles the selected LDO-rail for the SD-card. The VSEL_SD_POLARITY bit has no effect if the pin is configured as VSEL_DDR.

The Table below shows the various combinations.

表 6-5. VSEL_SD/VSEL_DDR configuration options

Pin Configuration (VSEL_DDR_SD)	Pin Polarity (VSEL_SD_POLARITY)	Rail selection (VSEL_RAIL)	PIN state (schematic)	I2C control (VSEL_SD_I2C_CTRL)	Resulting Function
DDR	n/a	0 = LDO1 1 = LDO2 (needed for I2C control)	L	0h: LDOx = 1.8V 1h: LDOx = LDOx_VSET	BUCK3 = Buck3_VSET
DDR	n/a	0 = LDO1 1 = LDO2 (needed for I2C control)	open	0h: LDOx = 1.8V 1h: LDOx = LDOx_VSET	BUCK3 = 1.2V
DDR	n/a	0 = LDO1 1 = LDO2 (needed for I2C control)	H	0h: LDOx = 1.8V 1h: LDOx = LDOx_VSET	BUCK3 = 1.35
SD	0	0 = LDO1	L	x	LDO1 = 1.8 V
SD	0	0 = LDO1	H	x	LDO1 = LDO1_VSET
SD	1	0 = LDO1	L	x	LDO1 = LDO1_VSET
SD	1	0 = LDO1	H	x	LDO1 = 1.8 V
SD	0	1 = LDO2	L	x	LDO2 = 1.8 V
SD	0	1 = LDO2	H	x	LDO2 = LDO2_VSET
SD	1	1 = LDO2	L	x	LDO2 = LDO2_VSET
SD	1	1 = LDO2	H	x	LDO2 = 1.8 V

6.3.11 General Purpose Inputs or Outputs (GPO1, GPO2, and GPIO)

GPO1 and GPO2 pins are always configured as an output.

The GPIO-pin is an input/output, however, the input-functionality is only used in multi-PMIC configuration. In single-PMIC configuration, the pin can be used as an output. The state can be read by polling the bit GPIO_STATUS bit in MFP_CTRL register.

The I/O-configuration of the GPIO-pin is done by the MULTI_DEVICE_ENABLE bit in MFP_1_CONFIG register.

If configured as outputs, these pins can be used to sequence external rails. The GP(I)Os can be included in the sequence or be controlled via I2C-interface, writing to GPOx_EN respectively GPIO_EN bit in GENERAL_CONFIG register. The GPO is released high if activated.

The GPIO function is to be used if multiple TPS6521905-Q1 need to be synchronized, in case more rails need to be supplied. See application section on usage. See section "Multi-PMIC operation" for details.

The polarity of these pins is not changeable.

6.3.12 I²C-Compatible Interface

The default I²C1 7-bit device address of the TPS6521905-Q1 is set to 0x30 (0b0110000 in binary), but can be changed if needed, for example for multi-PMIC-operation.

The I²C-compatible synchronous serial interface provides access to the configurable functions and registers on the device. This protocol uses a two-wire interface for bidirectional communications between the devices connected to the bus. The two interface lines are the serial data line (SDA), and the serial clock line (SCL). Every device on the bus is assigned a unique address and acts as either a controller or a target depending on whether it generates or receives the serial clock SCL. The SCL and SDA lines must each have a pullup resistor placed somewhere on the line and remain HIGH even when the bus is idle. The TPS6521905-Q1 supports standard mode (100 kHz), fast mode (400 kHz), and fast mode plus (1 MHz) when VIO is 3.3 V or 1.8 V.

6.3.12.1 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, the state of the data line can only be changed when clock signal is LOW.




図 6-4. Data Validity Diagram

6.3.12.2 Start and Stop Conditions

The device is controlled through an I²C-compatible interface. START and STOP conditions classify the beginning and end of the I²C session. A START condition is defined as the SDA signal going from HIGH to LOW while the SCL signal is HIGH. A STOP condition is defined as the SDA signal going from LOW to HIGH while the SCL signal is HIGH. The I²C controller device always generates the START and STOP conditions.





図 6-5. Start and Stop Sequences


The I²C bus is considered busy after a START condition and free after a STOP condition. The I²C controller device can generate repeated START conditions during data transmission. A START and a repeated START condition are equivalent function-wise. 図 6-6 shows the SDA and SCL signal timing for the I²C-compatible bus. For timing values, see the *Specification* section.



When READ function is to be accomplished, a WRITE function must precede the READ function as shown above.

6-9. I²C Read Cycle without CRC

6.4 Device Functional Modes



- 1) in case of a RESET or a SD-fault, the device transitions from INITIALIZE state to the ACTIVE state without a new Push-button-ON_Request. In EN or VSENSE configuration, the ON-request must still be valid to transition to ACTIVE state.
- 2) If INITIALIZE state was entered due to a Thermal-Shut-Down, the temperature monitors remain active until the temperature on all sensors fell below T_{WARM} threshold. Thermal-Shut-Down causes immediate shut-shutdown, no sequencing down

6-10. State diagram

6.4.1 Modes of Operation

6.4.1.1 OFF State

In OFF state, the PMIC is insufficiently supplied. Neither internal logic nor external rails are available. If VSYS exceeds VSYS_POR voltage and the internal 1.8V-rail (VDD1P8) is in regulation, the device enters the INITIALIZE state.

6.4.1.2 INITIALIZE State

In INITIALIZE state, the device is completely shut down with the exception of a few circuits to monitor the EN/PB/VSENSE input. Whenever entering the INITIALIZE state, the PMIC reads the memory and loads the registers to their EEPROM-default values. The I²C communication interface is turned off .

Entry to INITIALIZE state is gated if any one of the thermal sensors is above the T_{WARM_Rising} threshold and WARM-detection is not masked.

The EEPROM loading takes approximately 2.3 ms. The power-up sequence can only execute after the EEPROM-load and if all rails are discharged below the $V_{BUCKx_SCG_TH}$ respectively $V_{LDOx_SCG_TH}$ threshold.

If INITIALIZE state was entered from OFF state, bit POWER_UP_FROM_OFF in POWER_UP_STATUS_REG register is set and remains set until a write-1-clear is issued. Read-out of this bit allows to determine if INITIALIZE state was entered from OFF state or due to a Shut-down-fault or OFF-request.

In INITIALIZE state, the nINT pin status is dependent if faults are and masking thereof. If no faults are present or nINT-reaction for those are masked, nINT-pin is pulled high, provided a VIO-voltage for the pull-up is available.

To transition from the INITIALIZE state to the ACTIVE state, one of the ON-requests must occur:

- The EN input is 'high' (if EN/PB/VSENSE is configured as 'EN' or 'VSENSE')
- The PB input is pulled low for at least $t_{PB_ON_SLOW}$ respectively $t_{PB_ON_FAST}$ (if EN/PB/VSENSE is configured as 'PB')

注

The DISCHARGE_CONFIG register is purposefully omitted from RESET when entering INITIALIZE state from ACTIVE or STBY state. When entering INITIALIZE state from OFF state, the EEPROM content is loaded. If the discharge configuration changed after power-up, a different start-up behavior can occur, depending if the INITIALIZE state was entered from OFF state or from ACTIVE/STBY.

6.4.1.3 ACTIVE State

The ACTIVE state is the normal mode of operation when the system is up and running. All enabled buck converters and LDOs are operational and can be controlled through the I2C interface. After a wake-up event, the PMIC discharges potential residual voltages on the outputs, regardless of the discharge-configuration. ACTIVE state can also be directly entered from STBY state by de-asserting the STBY pin high or by an I2C command. See STBY state description for details. To transition to STBY, the STBY pin must be forced or an I2C command to STBY_I2C_CTRL in MFP_CTRL register must be issued.

To transition to INITIALIZE state, one of the following OFF_Requests must occur:

- The EN input is 'low' (if EN/PB/VSENSE is configured as 'EN' or 'VSENSE')
- The PB input is pulled low for at least t_{PB_OFF} (if EN/PB/VSENSE is configured as 'PB')
- An I2C OFF-request is issued

If a shut-down-fault (SD_Fault) occurs while in the ACTIVE state, TPS6521905-Q1 sequences down the active outputs and transition to the INITIALIZE state. The device does transition to ACTIVE state without a new Push-button-ON_Request. In EN or VSENSE configuration, the ON-request must still be valid to transition to ACTIVE state.

6.4.1.4 STBY State

STBY state is a low-power mode of operation intended to support system standby. The mode can be entered by the MODE/STBY pin, if configured as 'STBY' or by an I2C-command to STBY_I2C_CTRL in MFP_CTRL register. Typically, the majority of power rails are turned off with the exception of rails required by the SoC during this state. Which rails power down in STBY state can be configured in STBY_1_CONFIG and STBY_2_CONFIG register.

The monitoring functions are all available: Under-voltage- (UV), Short-to-GND- (SCG) and Over-current- (OC) detection, thermal warning (WARM) and thermal-shutdown (TSD/HOT) remain active.

The device enters ACTIVE state if STBY is de-asserted or an I2C command is received (provided VIO-supply remained active). Before starting the STBY to ACTIVE sequence, disabled rails are discharged. In case this fails to complete within 80 ms, the device also runs into a timeout-condition and transitions to INITIALIZE state. The device sets bit TIMEOUT in the INT_TIMEOUT_RV_SD register and the fault flags for the rail that caused the shut-down.

The sequence into and out of STBY state is the same as for power-down respectively for power-up. Rails that remain on in STBY are skipped, but their respective slots are still executed.

注意

The device cannot transition from INITIALIZE state to STBY state directly, it must first enter ACTIVE state.

注意

Only rails that were enabled in ACTIVE state can remain enabled in STBY. Previously disabled rails cannot be turned on in STBY-state. Activity in STBY-state requires a AND-combination of LDOx_EN / BUCKx_EN and LDOx_STBY_EN/BUCKx_STBY_EN.

注意

Do not change the registers related to an ongoing sequence by I2C-command!

Non-NVM-bits are not accessible for ~80 us after starting a transition into INITIALIZE state.

6.4.1.5 Fault Handling

Detectable Faults

The TPS6521905-Q1 offers various fault-detections. Per default, all of them lead to a sequenced shut-down. Some of them are maskable and the reaction to masked faults is configurable.

The device provides the following fault-detections on the supply voltage (VSYS) and internal voltage supply (VDD1P8):

- Undervoltage on VSYS, resulting in transition to OFF state or gating start-up
- Overvoltage-protection on VSYS, resulting in transition to OFF state
- Under- or Overvoltage on internal 1.8V-supply (VDD1P8), resulting in transition to OFF state or gating start-up.

None of these faults are maskable.

The TPS6521905-Q1 provides the following fault-detections on the buck- and LDO-outputs:

- Undervoltage detection (UV)
- Over Current detection (OC), triggering on positive as well as (for buck-converters) negative current-limit
- Short-to-GND detection (SCG)
- Temperature warning (WARM) and Thermal Shut Down (TSD / HOT)

- Residual Voltage (RV) and Residual Voltage - Shutdown (RV_SD)
- Timeout (TO)

SCG, OC, HOT, RV_SD and TO are not maskable. If any one of those occurs, the device powers down. Positive and negative current limit share the same mask-bit per regulator.

The reaction to UV, RV and WARM faults is configurable. If not masked, a fault triggers a sequenced shut-down. UV, RV and WARM can be masked individually per regulator in INT_MASK_BUCKS, INT_MASK_LDOS and INT_MASK_WARM registers. No state-transition occurs in case of a masked fault. Whether bits are set and if nINT is pulled low can be configured globally by MASK_EFFECT bits in MASK_CONFIG register. Positive and negative current limit share the same mask-bit per regulator.

- 00b = no state change, no nINT reaction, no bit set
- 01b = no state change, no nINT reaction, bit set
- 10b = no state change, nINT reaction, bit set (same as 11b)
- 11b = no state change, nINT reaction, bit set (same as 10b)

For any fault that corresponds to a shut-down condition, the fault-bit remains asserted until a W1C (write-one-clear) operation is performed via I2C (assuming the fault is not present any more). In case of a shut-down fault, no renewed on-request is required. The device automatically executes the power up sequence if the fault is no longer present as long as EN/VSENSE is still high and no PB-press is required for a restart.

For any fault that is not a shut-down condition (for example because the fault is masked), the bit is cleared when going to the INITIALIZE state.

Thermal Warning and Shutdown

There are two thermal thresholds: Thermal-warning (WARM) and Thermal Shutdown (TSD / HOT).

- *Thermal Warning, WARM-threshold:*
- if the temperature exceeds T_{WARM_Rising} threshold, the SENSOR_x_WARM-bit is set and the PMIC sequences down (unless masked).
- if the temperature fell below $T_{WARM_Falling}$ threshold, the device powers up again, without a new Push-button-ON_Request. In EN or VSENSE configuration, the ON-request must still be valid to transition to ACTIVE state.
- if the temperature exceeds T_{WARM_Rising} threshold, but SENSOR_x_WARM_MASK bit is /bits are set, the PMIC remains in ACTIVE state. Fault-reporting occurs as configured by MASK_EFFECT bits. The processor makes the decision to either sequence the power down or throttles back on the running applications to reduce the power consumption and hopefully avoiding a Thermal Shutdown situation.
- *Thermal Shutdown, HOT-threshold, applicable if WARM-threshold is masked:*
- if the temperature exceeds T_{HOT_Rising} threshold, the SENSOR_x_HOT-bit is set and the PMIC powers off all rails immediately. This power down is simultaneously and not sequenced.
- in case ALL sensors are masked for WARM-detection (all SENSOR_x_WARM_MASK bits are set), the PMIC does power back up once the temperature drops below the $T_{HOT_Falling}$ threshold, provided a valid ON-request is present.
- in case any one of the sensors is unmasked for WARM-detection, the PMIC does power back up once the temperature drops below the $T_{WARM_Falling}$ threshold, without a new Push-button-ON_Request. In EN or VSENSE configuration, the ON-request must still be valid to transition to ACTIVE state.

Residual Voltage

Residual voltage checks are performed at various occasions: before starting the INITIALIZE- to ACTIVE-transition and any time before a rail is enabled, regardless if during the sequence, by I2C-command or during the STBY- to ACTIVE-transition. RV-checks are also performed during the sequences, to detect if a rail that is supposed to be disabled is pulled up by another rail. The treatment of RV-faults depends on the situation when the fault occurs:

- INITIALIZE to ACTIVE:

- if residual voltage is detected for more than 4 ms to 5 ms prior to the execution of the sequence, the respective INT_RV_IS_SET bit in INT_SOURCE register and LDOx_RV respectively BUCKx_RV bit in INT_RV register is set and remains set, even if the discharge is successful at a later time and the ON-request is executed.
- if the residual voltage is detected during the sequence, this constitutes a shutdown-fault: the device initiates the power-down-sequence at the end of the slot-duration. The device sets the respective INT_TIMEOUT_RV_SD_IS_SET bit in INT_SOURCE register, LDOx_RV_SD respectively BUCKx_RV_SD bit and bit TIMEOUT in INT_TIMEOUT_RV_SD register.
- ACTIVE to STBY:
 - if active discharge is enabled and residual voltage is detected after eight times the power-down slot-duration, this constitutes a shutdown-fault: the device sequences down at the end of the slot. The device sets INT_TIMEOUT_RV_SD_IS_SET bit in INT_SOURCE register, the LDOx_RV_SD respectively BUCKx_RV_SD bit and the bit TIMEOUT in INT_TIMEOUT_RV_SD register.
 - if the residual voltage is detected during the sequence, this constitutes a shutdown-fault: the device sequences down at the end of the slot-duration and sets bit INT_TIMEOUT_RV_SD_IS_SET in INT_SOURCE register and LDOx_RV_SD respectively BUCKx_RV_SD bit in INT_TIMEOUT_RV_SD register.
- STBY to ACTIVE:
 - if residual voltage is detected prior to the execution of the sequence for more than 4 ms to 5 ms, the device sets INT_RV_IS_SET bit in INT_SOURCE register and LDOx_RV respectively BUCKx_RV bit in INT_RV register. The bit remains set, even if the discharge is successful before timeout expires and the STBY-to-ACTIVE-sequence is executed.
 - if residual voltage is detected for more than 80 ms prior to the execution of the sequence, this constitutes a shutdown-fault: the device sequences down and sets the bit INT_TIMEOUT_RV_SD_IS_SET in INT_SOURCE register and LDOx_RV_SD respectively BUCKx_RV_SD bit in INT_TIMEOUT_RV_SD register. In addition, the device sets the bit TIMEOUT in INT_TIMEOUT_RV_SD register.
 - if the residual voltage is detected during the sequence, this constitutes a shutdown-fault: the device sequences down at the end of the slot-duration and sets the INT_TIMEOUT_RV_SD_IS_SET bit in INT_SOURCE register and LDOx_RV_SD respectively BUCKx_RV_SD bit in INT_TIMEOUT_RV_SD register. The TIMEOUT bit is not set in this case.
- ACTIVE to INITIALIZE or STBY to INITIALIZE
 - if the residual voltage is detected at the end of the power-down slot-duration of the respective rail, this gates the disabling of the subsequent rail for up to eight times the slot-duration, but then the power-sequence continues regardless of the residual voltage. No bit is set in this case.
- MASKING of RV-bits
 - the reaction of the nINT-pin reaction in case of residual voltage detection is maskable for LDOx_RV respectively BUCKx_RV bits by MASK_INT_FOR_RV bit in MASK_CONFIG register.
 - neither the bit nor the shutdown-fault-reaction in case of residual voltage detection is maskable for LDOx_RV_SD respectively BUCKx_RV_SD bits.
- Timeout
 - Timeout occurs if residual voltage cannot be discharged in time. The bit TIMEOUT in INT_TIMEOUT_RV_SD register is set. See details above.

注

In case active discharge on a rail is disabled, the unsuccessful discharge of that rail within the slot duration does not gate the disable of the subsequent rail.

During power-down, the device sets neither RV-bits nor RV_SD-bits for rails with disabled discharge.

注意

For every detected Shut-Down fault, irrespective if prior to the sequence due to unsuccessful discharge, during the power-up-sequence or in ACTIVE or STBY state, the retry counter (RETRY_COUNT in POWER_UP_STATUS_REG register) is incremented. The device attempts two retries to power-up. If both fail, a power-cycle on VSYS is required to reset the retry counter. Any successful power-up also resets the retry counter.

If faults are masked and do not cause a shut-down, the retry counter does not increment.

To disable the retry-counter, set bit MASK_RETRY_COUNT in INT_MASK_UV register. When set, the device attempts to retry infinitely.

Below table gives an overview of the fault-behavior in ACTIVE and STBY states if unmasked and whether a fault is maskable.

注意

Masking of faults can pose a risk to the device or the system, including but not limited to starting into a pre-biased output.

It is strongly discouraged to mask OC- and UV-detection on the same rail.

表 6-6. Fault Handling


Block	Fault	ACTIVE or STBY state (if fault NOT masked)	ACTIVE or STBY state (if fault IS masked)
BUCK & LDO	Residual voltage - shutdown-Fault - RV_SD *)	Fault triggers a sequenced shut-down to INITIALIZE state	Not maskable
BUCK & LDO	Residual voltage - RV	Fault does not trigger state-change	Fault does not trigger state-change
BUCK & LDO	Timeout - TO *)	Fault triggers a sequenced shut-down to INITIALIZE state	Fault does not trigger state-change
BUCK & LDO	Undervoltage - UV	Fault triggers a sequenced shut-down to INITIALIZE state	Fault does not trigger state-change
BUCK & LDO	Overcurrent - OC	Fault triggers a sequenced shut-down to INITIALIZE state	Not maskable
BUCK & LDO	Short-to-GND - SCG	Fault triggers a sequenced shut-down to INITIALIZE state	Not maskable
BUCK & LDO	Temperature warning - WARM	Fault triggers a sequenced shut-down to INITIALIZE state	Yes
BUCK & LDO	Temperature shut-down - HOT	Fault triggers an immediate shut-down to INITIALIZE state (not sequenced)	Not maskable
VSYS	Undervoltage - UV	Fault triggers an immediate shut-down to OFF state (not sequenced)	Not maskable
VSYS	Overvoltage - OV	Fault triggers an immediate shut-down to OFF state (not sequenced)	Not maskable

表 6-6. Fault Handling (続き)

Block	Fault	ACTIVE or STBY state (if fault NOT masked)	ACTIVE or STBY state (if fault IS masked)
VDD1P8	Undervoltage or Overvoltage - UV or OV	Fault triggers an immediate shut-down to OFF state (not sequenced)	Not maskable

*) RV_SD and TIMEOUT faults can only occur during a sequence

6.5 Multi-PMIC Operation

The GPIO (pin#16) is an input/output digital pin, however, the input-functionality is only used in multi-PMIC configuration. This pin behaves as GPO (general purpose output) when configured for single PMIC and behaves as GPIO (general purpose input-output) when configured for multi-device. This configuration can be made on register field *MULTI_DEVICE_ENABLE* (address 0x1F). When configured for "multi-device", GPIO allows to synchronize the power-up and power-down sequence of multiple TPS6521905-Q1 devices for applications requiring additional rails. The GPIO pin is used to indicate the status of each PMIC so they are always in the same state and same sequence slot. At the beginning of each sequence slot, all the TPS6521905-Q1 PMICs drive GPIO pin low. After the sequence slot duration finishes, and all rails for that slot have reached the UV threshold, device releases the GPIO pin. Once both devices release the GPIO high, they advance to the next sequence slot together. Since both PMICs are always in the same power-up or power-down slot, multiple rails from each PMIC can be assigned to the same sequence slot.  6-11 shows an example PDN of two TPS6521905-Q1 devices sharing the same input supply (VSYS), EN pin and GPIO for multi-PMIC operation.


Requirements when synchronizing multiple TPS6521905-Q1 PMICs

- The GPIO from each PMIC must be tied together, sharing the same pull-up resistor. The pull-up resistance needs to be chosen to meet the maximum allowable rise-time t_{RISE_GPIO} in combination with the capacitance on the GPIO-line to allow for synchronization.
- The EN/PB/VSENSE pin must be tied together sharing the same external ON request. This pin must have the same configuration (same pin config, deglitch, FSD).
- All the TPS6521905-Q1 PMICs must share the same VSYS supply.
- Each of the TPS6521905-Q1 PMICs must have a different I2C address if they are connected to the same I2C bus. The I2C address for the second PMIC can be changed on register field *I2C_ADDRESS*. Once the address is changed, the new value must be stored permanently into the NVM. Refer to NVM Programming for programming instructions.


6-11. Multi-PMIC Configuration Example

注

- The synchronization-times between the PMICs add to the slot-duration-timeout described in the Power-up and Power-Down sections: If power-up fails, the timeout $t_{TIMEOUT_UV_SLOT}$ occurs 3ms to 4ms later in multi-PMIC-configurations. If power-down fails due to discharge failing, the timeout occurs 20 ms to 26 ms later in multi-PMIC configurations.
- GPIO_EN and GPIO_STBY_EN bits are ignored in multi-PMIC configuration.

 6-12 shows the synchronization between two PMICs in Initialize state, before the power-up sequence is executed. While in INITIALIZE state, before the ON request is received, devices hold GPIO low. GPIO is only released when the ON request is received. The external signal driving the ON request must be connected to EN/PB/VSENSE pin of both devices. The PMICs proceed to execute the power-up sequence once both devices are in INITIALIZE state and both devices have received the ON request. This technique ensures both devices start the power-up sequence at the same time, even if they have different internal boot-up times.

On request before devices are in INITIALIZE:



On request after devices are in INITIALIZE:




図 6-12. Synchronization before Power-up

Figure 6-13 shows the synchronization between two PMICs during the power-up sequence. An open-drain GPIO is connected between both PMICs, and used as an indicator that the sequence slot has finished for the device. At the beginning of each sequence slot, both PMICs pull down this GPIO. After the device slot timer has expired, and all rails for that slot have reached UV threshold, the GPIO is released high. The combined GPIO goes high when both PMICs have released the GPIO. Once both devices release the GPIO high, both PMICs advance to the next sequence slot. Both PMICs are always in the same sequence slot at the same time.




Figure 6-13. Synchronization during power-up sequence

Figure 6-14 shows the synchronization between two PMICs when transitioning from Active to Standby. In active or standby, GPIO default state is high. When a device wants to change states, it sets the GPIO low for a specific low duration. The low duration determines the type of request. For STANDBY/ACTIVE request, GPIO is set low approximately 38-52us and for OFF request approximately 180-243us. Times are chosen such that devices always see the same state transition, accounting for clock variation and requests happening right after each other. While GPIO is low, devices are counting the time it is low. On GPIO rising edge, devices start the state transition based on low duration. If GPIO stays low longer than the timeout duration, it indicates a GPIO fault and devices transition to INITIALIZE state.




図 6-14. Synchronization before transitioning to Standby/OFF request/COLD RESET

図 6-15 shows the synchronization between two PMICs during power-down sequence. Power-down sequence works similarly. If active discharge is enabled for a rail, the sequence slot is extended until rail is discharged below SCG threshold, unless the slot timeout occurs or register field *BYPASS_RAILS_DISCHARGED_CHECK* is set. If discharge is disabled for all rails in current slot, the actual slot time is only based on selected slot duration. Once the slot duration expires and rails with active discharge are discharged, devices release the GPIO high. Once all devices release GPIO high, they advance to the next power-down step.




図 6-15. Synchronization during power-down sequence

Figure 6-16 shows the timeout synchronization between two PMICs. In case of a fault on an output rail, GPIO is not released. After a timeout, device goes to “timeout synchronization” state, and wait for 3ms before setting GPIO high. Once the combined GPIO goes high, both devices start the power-down sequence. For example: If BUCK1 from PMIC A is shorted to GND, after the slot duration expires, the regulator does not have hit UV and GPIO is not released. If Slot#1 duration is 10ms and PMIC A is 10% fast, it only takes 9ms to timeout. After timeout, device goes to timeout-sync state, at which point GPIO is set high after 3ms. PMIC B rails ramp up properly, but a high state on GPIO from PMIC A is initially not detected due to the fault on BUCK1. PMIC B also goes to timeout-sync state and sets GPIO high after 3ms. After the timeout sync of PMIC B, the combined GPIO is high and both PMICs start power-down together.




Figure 6-16. Timeout Synchronization

6.6 NVM Programming

The TPS6521905-Q1 is part of Texas Instruments user-programmable PMICs. This device integrates a NVM memory that provides the ability to configure the power and digital resources. The NVM programming feature makes the TPS6521905-Q1 PMIC a flexible power solution to meet the requirements from different processors and SoCs. Programmable NVM fields include output voltages, sequencing, monitoring thresholds, GPIO control among others. OTA (Over The Air) programming, where EEPROM can be change directly without changing register settings, is not supported. Re-programming the NVM is done by first writing to the register map through the serial interface (I2C) and then saving the register settings into the NVM. The EEPROM of a device can only be programmed up to 1000 times. EEPROM values can only be changed if the input voltage (V_{SYS}) is equal or greater than 3.3 V. The I2C pins must be pulled up to a 3.3V supply. At a high level, the programming flow can be described in three steps: determine your system requirements, update the register settings, save the new values into the NVM memory. Detailed information regarding the programming of the non-volatile memory is available in the *NVM Programming Guide* located under Technical documentation in the TPS6521905-Q1 product page on ti.com.

注

Writing 0x0A to register address 0x34 commits the current register settings to NVM memory so they become the new power-up defaults. Customer programmable registers correspond to addresses 0x0 to 0x27. Only bits marked with (X) in the reset column of the register map have EEPROM programmable default settings. All other bits keep the factory settings listed in the register map.

6.6.1 TPS6521905-Q1 default NVM settings

The user-programmable variant comes with all Bucks, LDOs and GPIOs disabled by default and the corresponding output voltage registers set to the lowest values. All the NVM register settings are configured as 0h except the ones listed in the table below.

表 6-7. TPS6521905-Q1 registers NOT configured as 0h

Register Address	Bits	Field Name	Value
0x00	7-6	TI_DEVICE_ID	0x2
0x01	7-0	TI_NVM_ID	0x05
0x04	7	LDO4_SLOW_PU_RAMP	0x1
0x05	7	LDO3_SLOW_PU_RAMP	0x1
0x08	7	BUCK3_BW_SEL	0x1
0x09	7	BUCK2_BW_SEL	0x1
0x0A	7	BUCK1_BW_SEL	0x1
0x20	5-4	EN_PB_VSENSE_CONFIG	0x1
0x25	7	MASK_INT_FOR_PB	0x1
0x26	6-0	I2C_ADDRESS	0x30

6.6.2 NVM programming in Initialize State

NVM programming can be done in Initialize or Active state. The current state can be read from STATE bits (bits 4-3) in POWER_UP_STATUS_REG register. After a valid supply is connected to VSYS, the device goes to Initialize state and loads the default NVM content into the register map. Loading the NVM content takes approximately 2.3ms. Once register map is loaded with the default settings, PMIC is ready for NVM programming. [図 6-17](#) shows the steps required to reprogram the NVM in Initialize state while the PMIC rails are OFF. The process starts with enabling the oscillator for I2C communication. This command also disables the rails active discharge. Then, update the NVM register fields and save the new settings into the memory. Several register settings are available to indicate the status of an I2C command. For example, Register field CUST_PROG_DONE (bit 5, address 0x34) indicates the status of the NVM programming after CUST_PROG_CMD is executed. Similarly, register field CUST_NVM_VERIFY_DONE (bit 6, address 0x34) indicates the status (not the result) of the NVM verification after CUST_NVM_VERIFY_CMD is executed.

注

For in-circuit programming, it is recommended to temporarily disconnect the PMIC rail from the I2C lines while using an external 3.3V to re-program the NVM. Since regulators are disabled in Initialize state, their active discharge is enabled. This active discharge feature can dissipate power from the external 3.3V supply if it is sharing the same voltage node with a PMIC rail. If disconnecting the PMIC rail is not an option, then the EN_OSC_DIY command must be send immediately (within ~10 seconds) after the 3.3V VIO is supplied in Initialize state. Discharge is disabled after the EN_OSC_DIY command is received.




図 6-17. NVM Programming steps

6.6.3 NVM Programming in Active State

It is recommended to re-program the NVM in Initialize state. However, programming can also be done in Active state. Programming in ACTIVE state poses some risk, as changes take effect immediately. The expected PMIC behavior and the effects at the system level must be evaluated before making changes like the I2C address, function of digital pins, polarity among others. NVM changes like the rails output voltages, UV monitoring, enable settings and MASK can be done in Active state.

注

Programming in Active state does not require sending an I2C command (EN_OSC_DIY) to enable the internal oscillator for I2C communication. The reason is because I2c communication is enabled by default in Initialize state.

6.7 User Registers

The registers up to register 27h, USER_GENERAL_NVM_STORAGE_REG are backed up by EEPROM. The reset value corresponds to the configuration of the orderable part number and is signified by an 'X' herein. Please refer to the Technical Reference Manual (TRM) of the respective orderable part-number.

The registers 28h through 37h are not EEPROM-backed and reset to the value shown in the register map.

Registers 00h, TI_DEV_ID, 01h, NVM_ID, 28h, MANUFACTURING_VER and 41h, FACTORY_CONFIG_2 are hard-wired and cannot be changed by the user.

6.8 Device Registers

表 6-8 lists the memory-mapped registers for the Device registers. All register offset addresses not listed in 表 6-8 should be considered as reserved locations and the register contents should not be modified.

表 6-8. DEVICE Registers

Offset	Acronym	Register Name	Section
0h	TI_DEV_ID	Device ID	Go
1h	NVM_ID	NVM configuration ID	Go
2h	ENABLE_CTRL	Enable/Push-Button/Vsense Control	Go
3h	BUCKS_CONFIG	Generic Buck Configuration	Go
4h	LDO4_VOUT	LDO4 Configuration	Go
5h	LDO3_VOUT	LDO3 Configuration	Go
6h	LDO2_VOUT	LDO2 Configuration	Go
7h	LDO1_VOUT	LDO1 Configuration	Go
8h	BUCK3_VOUT	Buck3 Configuration	Go
9h	BUCK2_VOUT	Buck2 Configuration	Go
Ah	BUCK1_VOUT	Buck1 Configuration	Go
Bh	LDO4_SEQUENCE_SLOT	Power-up and -down slot for LDO4	Go
Ch	LDO3_SEQUENCE_SLOT	Power-up and -down slot for LDO3	Go
Dh	LDO2_SEQUENCE_SLOT	Power-up and -down slot for LDO2	Go
Eh	LDO1_SEQUENCE_SLOT	Power-up and -down slot for LDO10	Go
Fh	BUCK3_SEQUENCE_SLOT	Power-up and -down slot for Buck3	Go
10h	BUCK2_SEQUENCE_SLOT	Power-up and -down slot for Buck2	Go
11h	BUCK1_SEQUENCE_SLOT	Power-up and -down slot for Buck1	Go
12h	nRST_SEQUENCE_SLOT	Power-up and -down slot for nRSTOUT	Go
13h	GPIO_SEQUENCE_SLOT	Power-up and -down slot for GPIO	Go
14h	GPO2_SEQUENCE_SLOT	Power-up and -down slot for GPO2	Go
15h	GPO1_SEQUENCE_SLOT	Power-up and -down slot for GPO1	Go
16h	POWER_UP_SLOT_DURATION_1	Slot-duration at power-up for slot0-3	Go
17h	POWER_UP_SLOT_DURATION_2	Slot-duration at power-up for slot4-7	Go
18h	POWER_UP_SLOT_DURATION_3	Slot-duration at power-up for slot8-11	Go

表 6-8. DEVICE Registers (続き)

Offset	Acronym	Register Name	Section
19h	POWER_UP_SLOT_DURATION_4	Slot-duration at power-up for slot12-15	Go
1Ah	POWER_DOWN_SLOT_DURATION_1	Slot-duration at power-down for slot0-3	Go
1Bh	POWER_DOWN_SLOT_DURATION_2	Slot-duration at power-down for slot4-7	Go
1Ch	POWER_DOWN_SLOT_DURATION_3	Slot-duration at power-down for slot8-11	Go
1Dh	POWER_DOWN_SLOT_DURATION_4	Slot-duration at power-down for slot12-15	Go
1Eh	GENERAL_CONFIG	LDO-undervoltage and GPO-enable	Go
1Fh	MFP_1_CONFIG	Multi-Function pin configuration1	Go
20h	MFP_2_CONFIG	Multi-Function pin configuration2	Go
21h	STBY_1_CONFIG	STBY configuration LDOs and Bucks	Go
22h	STBY_2_CONFIG	STBY configuration GPIO and GPO	Go
23h	OC_DEGL_CONFIG	Overcurrent deglitch time per rail	Go
24h	INT_MASK_UV	Undervoltage fault-masking	Go
25h	MASK_CONFIG	WARM-masking and mask-effect	Go
26h	I2C_ADDRESS_REG	I2C-address	Go
27h	USER_GENERAL_NVM_STORAGE_REG	User-configurable register (NVM-backed)	Go
28h	MANUFACTURING_VER	Silicon-revision (read-only)	Go
29h	MFP_CTRL	I2C-control for RESET, STBY, OFF	Go
2Ah	DISCHARGE_CONFIG	Discharge configuration per rail	Go
2Bh	INT_SOURCE	Interrupt source	Go
2Ch	INT_LDO_3_4	OC, UV, SCG for LDO3 and LDO4	Go
2Dh	INT_LDO_1_2	OC, UV, SCG for LDO1 and LDO2	Go
2Eh	INT_BUCK_3	OC, UV, SCG for Buck3	Go
2Fh	INT_BUCK_1_2	OC, UV, SCG for Buck1 and Buck2	Go
30h	INT_SYSTEM	WARM and HOT fault flags	Go
31h	INT_RV	RV (residual voltage) per rail	Go
32h	INT_TIMEOUT_RV_SD	RV (residual voltage) per rail causing shutdown	Go
33h	INT_PB	PushButton status and edge-detection	Go
34h	USER_NVM_CMD_REG	DIY - user programming commands	Go
35h	POWER_UP_STATUS_REG	Power-up status and STATE	Go
36h	SPARE_2	Spare register (not NVM-backed)	Go
37h	SPARE_3	Spare register (not NVM-backed)	Go
41h	FACTORY_CONFIG_2	Revision of NVM-configuration (read only)	Go

Complex bit access types are encoded to fit into small table cells. 表 6-9 shows the codes that are used for access types in this section.

表 6-9. Device Access Type Codes

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		

表 6-9. Device Access Type Codes (続き)

Access Type	Code	Description
W	W	Write
W1C	W 1C	Write 1 to clear
WSelfClrF	W	Write
Reset or Default Value		
-n		Value after reset or the default value

6.8.1 TI_DEV_ID Register (Offset = 0h) [Reset = X]

TI_DEV_ID is shown in [図 6-18](#) and described in [表 6-10](#).

Return to the [Summary Table](#).

図 6-18. TI_DEV_ID Register

7	6	5	4	3	2	1	0
TI_DEVICE_ID							
R-X							

表 6-10. TI_DEV_ID Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	TI_DEVICE_ID	R	X	TI_DEVICE_ID[7:6]: 0h = TA: -40°C to 105°C, TJ: -40°C to 125°C 2h = TA: -40°C to 125°C, TJ: -40°C to 150°C 3h = TA: -55°C to 125°C, TJ: -55°C to 150°C TI_DEVICE_ID[5:0]: Device GPN Note: This register can be programmed only by the manufacturer! Refer to Technical Reference Manual / User's Guide for specific numbering and associated configuration. (Default from NVM memory)

6.8.2 NVM_ID Register (Offset = 1h) [Reset = X]

NVM_ID is shown in [図 6-19](#) and described in [表 6-11](#).

Return to the [Summary Table](#).

図 6-19. NVM_ID Register

7	6	5	4	3	2	1	0
TI_NVM_ID							
R-X							

表 6-11. NVM_ID Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	TI_NVM_ID	R	X	NVM ID of the IC Note: This register can be programmed only by the manufacturer! Refer to Technical Reference Manual / User's Guide for specific numbering and associated configuration. (Default from NVM memory)

6.8.3 ENABLE_CTRL Register (Offset = 2h) [Reset = X]

ENABLE_CTRL is shown in [図 6-20](#) and described in [表 6-12](#).

Return to the [Summary Table](#).

図 6-20. ENABLE_CTRL Register

7	6	5	4	3	2	1	0
RESERVED	LDO4_EN	LDO3_EN	LDO2_EN	LDO1_EN	BUCK3_EN	BUCK2_EN	BUCK1_EN
R-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X

表 6-12. ENABLE_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	X	Reserved
6	LDO4_EN	R/W	X	Enable LDO4 regulator (Default from NVM memory) 0h = Disabled 1h = Enabled
5	LDO3_EN	R/W	X	Enable LDO3 regulator (Default from NVM memory) 0h = Disabled 1h = Enabled
4	LDO2_EN	R/W	X	Enable LDO2 regulator (Default from NVM memory) 0h = Disabled 1h = Enabled
3	LDO1_EN	R/W	X	Enable LDO1 regulator (Default from NVM memory) 0h = Disabled 1h = Enabled
2	BUCK3_EN	R/W	X	Enable BUCK3 regulator (Default from NVM memory) 0h = Disabled 1h = Enabled
1	BUCK2_EN	R/W	X	Enable BUCK2 regulator (Default from NVM memory) 0h = Disabled 1h = Enabled
0	BUCK1_EN	R/W	X	Enable BUCK1 regulator (Default from NVM memory) 0h = Disabled 1h = Enabled

6.8.4 BUCKS_CONFIG Register (Offset = 3h) [Reset = X]

BUCKS_CONFIG is shown in [図 6-21](#) and described in [表 6-13](#).

Return to the [Summary Table](#).

図 6-21. BUCKS_CONFIG Register

7	6	5	4	3	2	1	0
USER_NVM_SPARE_2	USER_NVM_SPARE_1	BUCK_SS_ENABLE	BUCK_FF_ENABLE	BUCK3_PHASE_CONFIG		BUCK2_PHASE_CONFIG	
R/W-X	R/W-X	R/W-X	R/W-X	R/W-X		R/W-X	

表 6-13. BUCKS_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
7	USER_NVM_SPARE_2	R/W	X	Spare bit in user NVM space (Default from NVM memory)
6	USER_NVM_SPARE_1	R/W	X	Spare bit in user NVM space (Default from NVM memory)
5	BUCK_SS_ENABLE	R/W	X	Spread spectrum enabled on Bucks (only applicable in FF-mode) (Default from NVM memory) 0h = Spread spectrum disabled 1h = Spread spectrum enabled
4	BUCK_FF_ENABLE	R	X	All Bucks set into fixed frequency mode NOTE: MUST NOT CHANGE AT ANY TIME! (Default from NVM memory) 0h = Quasi-fixed frequency mode 1h = Fixed frequency mode
3-2	BUCK3_PHASE_CONFIG	R/W	X	Phase of BUCK3 clock. Applicable if Bucks are configured for fixed frequency. NOTE: ONLY CHANGE WHILE RAIL IS DISABLED! (Default from NVM memory) 0h = 0 degrees 1h = 90 degrees 2h = 180 degrees 3h = 270 degrees
1-0	BUCK2_PHASE_CONFIG	R/W	X	Phase of BUCK2 clock. Applicable if Bucks are configured for fixed frequency. NOTE: ONLY CHANGE WHILE RAIL IS DISABLED! (Default from NVM memory) 0h = 0 degrees 1h = 90 degrees 2h = 180 degrees 3h = 270 degrees

6.8.5 LDO4_VOUT Register (Offset = 4h) [Reset = X]

LDO4_VOUT is shown in [図 6-22](#) and described in [表 6-14](#).

Return to the [Summary Table](#).

図 6-22. LDO4_VOUT Register

7	6	5	4	3	2	1	0
LDO4_SLOW_PU_RAMP	LDO4_LSW_CONFIG	LDO4_VSET					
R/W-X	R/W-X	R/W-X					

表 6-14. LDO4_VOUT Register Field Descriptions

Bit	Field	Type	Reset	Description
7	LDO4_SLOW_PU_RAMP	R/W	X	LDO4 Power-up ramp When set high, slows down the power-up ramp to ~3ms. Cout max 30uF When set low, ramp time is ~660us. Cout max 15uF (Default from NVM memory) 0h = Fast ramp for power-up (~660us) 1h = Slow ramp for power-up (~3ms)
6	LDO4_LSW_CONFIG	R/W	X	LDO4 LDO or LSW Mode. NOTE: ONLY CHANGE WHILE RAIL IS DISABLED! (Default from NVM memory) 0h = LDO Mode 1h = LSW Mode

表 6-14. LDO4_VOUT Register Field Descriptions (続き)

Bit	Field	Type	Reset	Description
5-0	LDO4_VSET	R/W	X	Voltage selection for LDO4. The output voltage range is from 1.2V to 3.3V. (Default from NVM memory) 0h = 1.200V 1h = 1.200V 2h = 1.200V 3h = 1.200V 4h = 1.200V 5h = 1.200V 6h = 1.200V 7h = 1.200V 8h = 1.200V 9h = 1.200V Ah = 1.200V Bh = 1.200V Ch = 1.200V Dh = 1.250V Eh = 1.300V Fh = 1.350V 10h = 1.400V 11h = 1.450V 12h = 1.500V 13h = 1.550V 14h = 1.600V 15h = 1.650V 16h = 1.700V 17h = 1.750V 18h = 1.800V 19h = 1.850V 1Ah = 1.900V 1Bh = 1.950V 1Ch = 2.000V 1Dh = 2.050V 1Eh = 2.100V 1Fh = 2.150V 20h = 2.200V 21h = 2.250V 22h = 2.300V 23h = 2.350V 24h = 2.400V 25h = 2.450V 26h = 2.500V 27h = 2.550V 28h = 2.600V 29h = 2.650V 2Ah = 2.700V 2Bh = 2.750V 2Ch = 2.800V 2Dh = 2.850V 2Eh = 2.900V 2Fh = 2.950V 30h = 3.000V 31h = 3.050V 32h = 3.100V 33h = 3.150V 34h = 3.200V 35h = 3.250V 36h = 3.300V 37h = 3.300V 38h = 3.300V 39h = 3.300V 3Ah = 3.300V 3Bh = 3.300V 3Ch = 3.300V 3Dh = 3.300V 3Eh = 3.300V

表 6-14. LDO4_VOUT Register Field Descriptions (続き)

Bit	Field	Type	Reset	Description
				3Fh = 3.300V

6.8.6 LDO3_VOUT Register (Offset = 5h) [Reset = X]

LDO3_VOUT is shown in [図 6-23](#) and described in [表 6-15](#).

Return to the [Summary Table](#).

図 6-23. LDO3_VOUT Register

7	6	5	4	3	2	1	0
LDO3_SLOW_PU_RAMP	LDO3_LSW_CONFIG	LDO3_VSET					
R/W-X	R/W-X	R/W-X					

表 6-15. LDO3_VOUT Register Field Descriptions

Bit	Field	Type	Reset	Description
7	LDO3_SLOW_PU_RAMP	R/W	X	LDO3 Power-up ramp When set high, slows down the power-up ramp to ~3ms. Cout max 30uF When set low, ramp time is ~660us. Cout max 15uF (Default from NVM memory) 0h = Fast ramp for power-up (~660us) 1h = Slow ramp for power-up (~3ms)
6	LDO3_LSW_CONFIG	R/W	X	LDO3 LDO or LSW Mode. NOTE: ONLY CHANGE WHILE RAIL IS DISABLED! (Default from NVM memory) 0h = LDO Mode 1h = LSW Mode

表 6-15. LDO3_VOUT Register Field Descriptions (続き)

Bit	Field	Type	Reset	Description
5-0	LDO3_VSET	R/W	X	Voltage selection for LDO3. The output voltage range is from 1.2V to 3.3V. (Default from NVM memory) 0h = 1.200V 1h = 1.200V 2h = 1.200V 3h = 1.200V 4h = 1.200V 5h = 1.200V 6h = 1.200V 7h = 1.200V 8h = 1.200V 9h = 1.200V Ah = 1.200V Bh = 1.200V Ch = 1.200V Dh = 1.250V Eh = 1.300V Fh = 1.350V 10h = 1.400V 11h = 1.450V 12h = 1.500V 13h = 1.550V 14h = 1.600V 15h = 1.650V 16h = 1.700V 17h = 1.750V 18h = 1.800V 19h = 1.850V 1Ah = 1.900V 1Bh = 1.950V 1Ch = 2.000V 1Dh = 2.050V 1Eh = 2.100V 1Fh = 2.150V 20h = 2.200V 21h = 2.250V 22h = 2.300V 23h = 2.350V 24h = 2.400V 25h = 2.450V 26h = 2.500V 27h = 2.550V 28h = 2.600V 29h = 2.650V 2Ah = 2.700V 2Bh = 2.750V 2Ch = 2.800V 2Dh = 2.850V 2Eh = 2.900V 2Fh = 2.950V 30h = 3.000V 31h = 3.050V 32h = 3.100V 33h = 3.150V 34h = 3.200V 35h = 3.250V 36h = 3.300V 37h = 3.300V 38h = 3.300V 39h = 3.300V 3Ah = 3.300V 3Bh = 3.300V 3Ch = 3.300V 3Dh = 3.300V 3Eh = 3.300V

表 6-15. LDO3_VOUT Register Field Descriptions (続き)

Bit	Field	Type	Reset	Description
				3Fh = 3.300V

6.8.7 LDO2_VOUT Register (Offset = 6h) [Reset = X]

LDO2_VOUT is shown in [図 6-24](#) and described in [表 6-16](#).

Return to the [Summary Table](#).

図 6-24. LDO2_VOUT Register

7	6	5	4	3	2	1	0
LDO2_LSW_CONFIG	LDO2_BYP_CONFIG	LDO2_VSET					
R/W-X	R/W-X	R/W-X					

表 6-16. LDO2_VOUT Register Field Descriptions

Bit	Field	Type	Reset	Description
7	LDO2_LSW_CONFIG	R/W	X	LDO2 LDO/Bypass or LSW Mode. NOTE: ONLY CHANGE WHILE RAIL IS DISABLED! (Default from NVM memory) 0h = Not Applicable (LDO2 not configured as load-switch) 1h = LDO1 configured as Load-switch
6	LDO2_BYP_CONFIG	R/W	X	LDO2 LDO or Bypass Mode. (Default from NVM memory) 0h = LDO2 configured as LDO (only applicable if LDO2_LSW_CONFIG 0x0) 1h = LDO2 configured as Bypass (only applicable if LDO2_LSW_CONFIG 0x0)

表 6-16. LDO2_VOUT Register Field Descriptions (続き)

Bit	Field	Type	Reset	Description
5-0	LDO2_VSET	R/W	X	Voltage selection for LDO2. The output voltage range is from 0.6V to 3.4V in LDO mode and 1.5V to 3.4V in bypass-mode. (Default from NVM memory) 0h = 0.600V 1h = 0.650V 2h = 0.700V 3h = 0.750V 4h = 0.800V 5h = 0.850V 6h = 0.900V 7h = 0.950V 8h = 1.000V 9h = 1.050V Ah = 1.100V Bh = 1.150V Ch = 1.200V Dh = 1.250V Eh = 1.300V Fh = 1.350V 10h = 1.400V 11h = 1.450V 12h = 1.500V 13h = 1.550V 14h = 1.600V 15h = 1.650V 16h = 1.700V 17h = 1.750V 18h = 1.800V 19h = 1.850V 1Ah = 1.900V 1Bh = 1.950V 1Ch = 2.000V 1Dh = 2.050V 1Eh = 2.100V 1Fh = 2.150V 20h = 2.200V 21h = 2.250V 22h = 2.300V 23h = 2.350V 24h = 2.400V 25h = 2.450V 26h = 2.500V 27h = 2.550V 28h = 2.600V 29h = 2.650V 2Ah = 2.700V 2Bh = 2.750V 2Ch = 2.800V 2Dh = 2.850V 2Eh = 2.900V 2Fh = 2.950V 30h = 3.000V 31h = 3.050V 32h = 3.100V 33h = 3.150V 34h = 3.200V 35h = 3.250V 36h = 3.300V 37h = 3.350V 38h = 3.400V 39h = 3.400V 3Ah = 3.400V 3Bh = 3.400V 3Ch = 3.400V 3Dh = 3.400V

表 6-16. LDO2_VOUT Register Field Descriptions (続き)

Bit	Field	Type	Reset	Description
				3Eh = 3.400V 3Fh = 3.400V

6.8.8 LDO1_VOUT Register (Offset = 7h) [Reset = X]

LDO1_VOUT is shown in [図 6-25](#) and described in [表 6-17](#).

Return to the [Summary Table](#).

図 6-25. LDO1_VOUT Register

7	6	5	4	3	2	1	0
LDO1_LSW_C ONFIG	LDO1_BYP_CO NFIG	LDO1_VSET					
R/W-X	R/W-X	R/W-X					

表 6-17. LDO1_VOUT Register Field Descriptions

Bit	Field	Type	Reset	Description
7	LDO1_LSW_CONFIG	R/W	X	LDO1 LDO/Bypass or LSW Mode. NOTE: ONLY CHANGE WHILE RAIL IS DISABLED! (Default from NVM memory) 0h = Not Applicable (LDO1 not configured as load-switch) 1h = LDO1 configured as Load-switch
6	LDO1_BYP_CONFIG	R/W	X	LDO1 LDO or Bypass Mode. (Default from NVM memory) 0h = LDO1 configured as LDO (only applicable if LDO1_LSW_CONFIG 0x0) 1h = LDO1 configured as Bypass (only applicable if LDO1_LSW_CONFIG 0x0)

表 6-17. LDO1_VOUT Register Field Descriptions (続き)

Bit	Field	Type	Reset	Description
5-0	LDO1_VSET	R/W	X	Voltage selection for LDO1. The output voltage range is from 0.6V to 3.4V in LDO-mode and 1.5V to 3.4V in bypass-mode. (Default from NVM memory) 0h = 0.600V 1h = 0.650V 2h = 0.700V 3h = 0.750V 4h = 0.800V 5h = 0.850V 6h = 0.900V 7h = 0.950V 8h = 1.000V 9h = 1.050V Ah = 1.100V Bh = 1.150V Ch = 1.200V Dh = 1.250V Eh = 1.300V Fh = 1.350V 10h = 1.400V 11h = 1.450V 12h = 1.500V 13h = 1.550V 14h = 1.600V 15h = 1.650V 16h = 1.700V 17h = 1.750V 18h = 1.800V 19h = 1.850V 1Ah = 1.900V 1Bh = 1.950V 1Ch = 2.000V 1Dh = 2.050V 1Eh = 2.100V 1Fh = 2.150V 20h = 2.200V 21h = 2.250V 22h = 2.300V 23h = 2.350V 24h = 2.400V 25h = 2.450V 26h = 2.500V 27h = 2.550V 28h = 2.600V 29h = 2.650V 2Ah = 2.700V 2Bh = 2.750V 2Ch = 2.800V 2Dh = 2.850V 2Eh = 2.900V 2Fh = 2.950V 30h = 3.000V 31h = 3.050V 32h = 3.100V 33h = 3.150V 34h = 3.200V 35h = 3.250V 36h = 3.300V 37h = 3.350V 38h = 3.400V 39h = 3.400V 3Ah = 3.400V 3Bh = 3.400V 3Ch = 3.400V 3Dh = 3.400V

表 6-17. LDO1_VOUT Register Field Descriptions (続き)

Bit	Field	Type	Reset	Description
				3Eh = 3.400V 3Fh = 3.400V

6.8.9 BUCK3_VOUT Register (Offset = 8h) [Reset = X]

BUCK3_VOUT is shown in [図 6-26](#) and described in [表 6-18](#).

Return to the [Summary Table](#).

図 6-26. BUCK3_VOUT Register

7	6	5	4	3	2	1	0
BUCK3_BW_SEL	BUCK3_UV_THR_SEL	BUCK3_VSET					
R/W-X	R/W-X	R/W-X					

表 6-18. BUCK3_VOUT Register Field Descriptions

Bit	Field	Type	Reset	Description
7	BUCK3_BW_SEL	R/W	X	BUCK3 Bandwidth selection. NOTE: ONLY CHANGE WHILE RAIL IS DISABLED! (Default from NVM memory) 0h = low bandwidth 1h = high bandwidth
6	BUCK3_UV_THR_SEL	R/W	X	UV threshold selection for BUCK3. (Default from NVM memory) 0h = -5% UV detection 1h = -10% UV detection

表 6-18. BUCK3_VOUT Register Field Descriptions (続き)

Bit	Field	Type	Reset	Description
5-0	BUCK3_VSET	R/W	X	Voltage selection for BUCK3. The output voltage range is from 0.6V to 3.4V. (Default from NVM memory) 0h = 0.600V 1h = 0.625V 2h = 0.650V 3h = 0.675V 4h = 0.700V 5h = 0.725V 6h = 0.750V 7h = 0.775V 8h = 0.800V 9h = 0.825V Ah = 0.850V Bh = 0.875V Ch = 0.900V Dh = 0.925V Eh = 0.950V Fh = 0.975V 10h = 1.000V 11h = 1.025V 12h = 1.050V 13h = 1.075V 14h = 1.100V 15h = 1.125V 16h = 1.150V 17h = 1.175V 18h = 1.200V 19h = 1.225V 1Ah = 1.250V 1Bh = 1.275V 1Ch = 1.300V 1Dh = 1.325V 1Eh = 1.350V 1Fh = 1.375V 20h = 1.400V 21h = 1.500V 22h = 1.600V 23h = 1.700V 24h = 1.800V 25h = 1.900V 26h = 2.000V 27h = 2.100V 28h = 2.200V 29h = 2.300V 2Ah = 2.400V 2Bh = 2.500V 2Ch = 2.600V 2Dh = 2.700V 2Eh = 2.800V 2Fh = 2.900V 30h = 3.000V 31h = 3.100V 32h = 3.200V 33h = 3.300V 34h = 3.400V 35h = 3.400V 36h = 3.400V 37h = 3.400V 38h = 3.400V 39h = 3.400V 3Ah = 3.400V 3Bh = 3.400V 3Ch = 3.400V 3Dh = 3.400V 3Eh = 3.400V

表 6-18. BUCK3_VOUT Register Field Descriptions (続き)

Bit	Field	Type	Reset	Description
				3Fh = 3.400V

6.8.10 BUCK2_VOUT Register (Offset = 9h) [Reset = X]

BUCK2_VOUT is shown in [図 6-27](#) and described in [表 6-19](#).

Return to the [Summary Table](#).

図 6-27. BUCK2_VOUT Register

7	6	5	4	3	2	1	0
BUCK2_BW_SEL	BUCK2_UV_THR_SEL	BUCK2_VSET					
R/W-X	R/W-X	R/W-X					

表 6-19. BUCK2_VOUT Register Field Descriptions

Bit	Field	Type	Reset	Description
7	BUCK2_BW_SEL	R/W	X	BUCK2 Bandwidth selection. NOTE: ONLY CHANGE WHILE RAIL IS DISABLED! (Default from NVM memory) 0h = low bandwidth 1h = high bandwidth
6	BUCK2_UV_THR_SEL	R/W	X	UV threshold selection for BUCK2. (Default from NVM memory) 0h = -5% UV detection 1h = -10% UV detection

表 6-19. BUCK2_VOUT Register Field Descriptions (続き)

Bit	Field	Type	Reset	Description
5-0	BUCK2_VSET	R/W	X	Voltage selection for BUCK2. The output voltage range is from 0.6V to 3.4V. (Default from NVM memory) 0h = 0.600V 1h = 0.625V 2h = 0.650V 3h = 0.675V 4h = 0.700V 5h = 0.725V 6h = 0.750V 7h = 0.775V 8h = 0.800V 9h = 0.825V Ah = 0.850V Bh = 0.875V Ch = 0.900V Dh = 0.925V Eh = 0.950V Fh = 0.975V 10h = 1.000V 11h = 1.025V 12h = 1.050V 13h = 1.075V 14h = 1.100V 15h = 1.125V 16h = 1.150V 17h = 1.175V 18h = 1.200V 19h = 1.225V 1Ah = 1.250V 1Bh = 1.275V 1Ch = 1.300V 1Dh = 1.325V 1Eh = 1.350V 1Fh = 1.375V 20h = 1.400V 21h = 1.500V 22h = 1.600V 23h = 1.700V 24h = 1.800V 25h = 1.900V 26h = 2.000V 27h = 2.100V 28h = 2.200V 29h = 2.300V 2Ah = 2.400V 2Bh = 2.500V 2Ch = 2.600V 2Dh = 2.700V 2Eh = 2.800V 2Fh = 2.900V 30h = 3.000V 31h = 3.100V 32h = 3.200V 33h = 3.300V 34h = 3.400V 35h = 3.400V 36h = 3.400V 37h = 3.400V 38h = 3.400V 39h = 3.400V 3Ah = 3.400V 3Bh = 3.400V 3Ch = 3.400V 3Dh = 3.400V 3Eh = 3.400V

表 6-19. BUCK2_VOUT Register Field Descriptions (続き)

Bit	Field	Type	Reset	Description
				3Fh = 3.400V

6.8.11 BUCK1_VOUT Register (Offset = Ah) [Reset = X]

BUCK1_VOUT is shown in [図 6-28](#) and described in [表 6-20](#).

Return to the [Summary Table](#).

図 6-28. BUCK1_VOUT Register

7	6	5	4	3	2	1	0
BUCK1_BW_SEL	BUCK1_UV_THR_SEL	BUCK1_VSET					
R/W-X	R/W-X	R/W-X					

表 6-20. BUCK1_VOUT Register Field Descriptions

Bit	Field	Type	Reset	Description
7	BUCK1_BW_SEL	R/W	X	BUCK1 Bandwidth selection. NOTE: ONLY CHANGE WHILE RAIL IS DISABLED! (Default from NVM memory) 0h = low bandwidth 1h = high bandwidth
6	BUCK1_UV_THR_SEL	R/W	X	UV threshold selection for BUCK1. (Default from NVM memory) 0h = -5% UV detection 1h = -10% UV detection

表 6-20. BUCK1_VOUT Register Field Descriptions (続き)

Bit	Field	Type	Reset	Description
5-0	BUCK1_VSET	R/W	X	Voltage selection for BUCK1. The output voltage range is from 0.6V to 3.4V. (Default from NVM memory) 0h = 0.600V 1h = 0.625V 2h = 0.650V 3h = 0.675V 4h = 0.700V 5h = 0.725V 6h = 0.750V 7h = 0.775V 8h = 0.800V 9h = 0.825V Ah = 0.850V Bh = 0.875V Ch = 0.900V Dh = 0.925V Eh = 0.950V Fh = 0.975V 10h = 1.000V 11h = 1.025V 12h = 1.050V 13h = 1.075V 14h = 1.100V 15h = 1.125V 16h = 1.150V 17h = 1.175V 18h = 1.200V 19h = 1.225V 1Ah = 1.250V 1Bh = 1.275V 1Ch = 1.300V 1Dh = 1.325V 1Eh = 1.350V 1Fh = 1.375V 20h = 1.400V 21h = 1.500V 22h = 1.600V 23h = 1.700V 24h = 1.800V 25h = 1.900V 26h = 2.000V 27h = 2.100V 28h = 2.200V 29h = 2.300V 2Ah = 2.400V 2Bh = 2.500V 2Ch = 2.600V 2Dh = 2.700V 2Eh = 2.800V 2Fh = 2.900V 30h = 3.000V 31h = 3.100V 32h = 3.200V 33h = 3.300V 34h = 3.400V 35h = 3.400V 36h = 3.400V 37h = 3.400V 38h = 3.400V 39h = 3.400V 3Ah = 3.400V 3Bh = 3.400V 3Ch = 3.400V 3Dh = 3.400V 3Eh = 3.400V

表 6-20. BUCK1_VOUT Register Field Descriptions (続き)

Bit	Field	Type	Reset	Description
				3Fh = 3.400V

6.8.12 LDO4_SEQUENCE_SLOT Register (Offset = Bh) [Reset = X]

LDO4_SEQUENCE_SLOT is shown in [図 6-29](#) and described in [表 6-21](#).

Return to the [Summary Table](#).

図 6-29. LDO4_SEQUENCE_SLOT Register

7	6	5	4	3	2	1	0
LDO4_SEQUENCE_ON_SLOT				LDO4_SEQUENCE_OFF_SLOT			
R/W-X				R/W-X			

表 6-21. LDO4_SEQUENCE_SLOT Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	LDO4_SEQUENCE_ON_SLOT	R/W	X	LDO4 slot number for power-up (Default from NVM memory) 0h = slot 0 1h = slot 1 2h = slot 2 3h = slot 3 4h = slot 4 5h = slot 5 6h = slot 6 7h = slot 7 8h = slot 8 9h = slot 9 Ah = slot 10 Bh = slot 11 Ch = slot 12 Dh = slot 13 Eh = slot 14 Fh = slot 15
3-0	LDO4_SEQUENCE_OFF_SLOT	R/W	X	LDO4 slot number for power-down (Default from NVM memory) 0h = slot 0 1h = slot 1 2h = slot 2 3h = slot 3 4h = slot 4 5h = slot 5 6h = slot 6 7h = slot 7 8h = slot 8 9h = slot 9 Ah = slot 10 Bh = slot 11 Ch = slot 12 Dh = slot 13 Eh = slot 14 Fh = slot 15

6.8.13 LDO3_SEQUENCE_SLOT Register (Offset = Ch) [Reset = X]

LDO3_SEQUENCE_SLOT is shown in [図 6-30](#) and described in [表 6-22](#).

Return to the [Summary Table](#).

図 6-30. LDO3_SEQUENCE_SLOT Register

7	6	5	4	3	2	1	0
LDO3_SEQUENCE_ON_SLOT				LDO3_SEQUENCE_OFF_SLOT			
R/W-X				R/W-X			

表 6-22. LDO3_SEQUENCE_SLOT Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	LDO3_SEQUENCE_ON_SLOT	R/W	X	LDO3 slot number for power-up (Default from NVM memory) 0h = slot 0 1h = slot 1 2h = slot 2 3h = slot 3 4h = slot 4 5h = slot 5 6h = slot 6 7h = slot 7 8h = slot 8 9h = slot 9 Ah = slot 10 Bh = slot 11 Ch = slot 12 Dh = slot 13 Eh = slot 14 Fh = slot 15
3-0	LDO3_SEQUENCE_OFF_SLOT	R/W	X	LDO3 slot number for power-down (Default from NVM memory) 0h = slot 0 1h = slot 1 2h = slot 2 3h = slot 3 4h = slot 4 5h = slot 5 6h = slot 6 7h = slot 7 8h = slot 8 9h = slot 9 Ah = slot 10 Bh = slot 11 Ch = slot 12 Dh = slot 13 Eh = slot 14 Fh = slot 15

6.8.14 LDO2_SEQUENCE_SLOT Register (Offset = Dh) [Reset = X]

LDO2_SEQUENCE_SLOT is shown in [図 6-31](#) and described in [表 6-23](#).

Return to the [Summary Table](#).

図 6-31. LDO2_SEQUENCE_SLOT Register

7	6	5	4	3	2	1	0
LDO2_SEQUENCE_ON_SLOT				LDO2_SEQUENCE_OFF_SLOT			
R/W-X				R/W-X			

表 6-23. LDO2_SEQUENCE_SLOT Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	LDO2_SEQUENCE_ON_SLOT	R/W	X	LDO2 slot number for power-up (Default from NVM memory) 0h = slot 0 1h = slot 1 2h = slot 2 3h = slot 3 4h = slot 4 5h = slot 5 6h = slot 6 7h = slot 7 8h = slot 8 9h = slot 9 Ah = slot 10 Bh = slot 11 Ch = slot 12 Dh = slot 13 Eh = slot 14 Fh = slot 15
3-0	LDO2_SEQUENCE_OFF_SLOT	R/W	X	LDO2 slot number for power-down (Default from NVM memory) 0h = slot 0 1h = slot 1 2h = slot 2 3h = slot 3 4h = slot 4 5h = slot 5 6h = slot 6 7h = slot 7 8h = slot 8 9h = slot 9 Ah = slot 10 Bh = slot 11 Ch = slot 12 Dh = slot 13 Eh = slot 14 Fh = slot 15

6.8.15 LDO1_SEQUENCE_SLOT Register (Offset = Eh) [Reset = X]

LDO1_SEQUENCE_SLOT is shown in [図 6-32](#) and described in [表 6-24](#).

Return to the [Summary Table](#).

図 6-32. LDO1_SEQUENCE_SLOT Register

7	6	5	4	3	2	1	0
LDO1_SEQUENCE_ON_SLOT				LDO1_SEQUENCE_OFF_SLOT			
R/W-X				R/W-X			

表 6-24. LDO1_SEQUENCE_SLOT Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	LDO1_SEQUENCE_ON_SLOT	R/W	X	LDO1 slot number for power-up (Default from NVM memory) 0h = slot 0 1h = slot 1 2h = slot 2 3h = slot 3 4h = slot 4 5h = slot 5 6h = slot 6 7h = slot 7 8h = slot 8 9h = slot 9 Ah = slot 10 Bh = slot 11 Ch = slot 12 Dh = slot 13 Eh = slot 14 Fh = slot 15
3-0	LDO1_SEQUENCE_OFF_SLOT	R/W	X	LDO1 slot number for power-down (Default from NVM memory) 0h = slot 0 1h = slot 1 2h = slot 2 3h = slot 3 4h = slot 4 5h = slot 5 6h = slot 6 7h = slot 7 8h = slot 8 9h = slot 9 Ah = slot 10 Bh = slot 11 Ch = slot 12 Dh = slot 13 Eh = slot 14 Fh = slot 15

6.8.16 BUCK3_SEQUENCE_SLOT Register (Offset = Fh) [Reset = X]

BUCK3_SEQUENCE_SLOT is shown in [図 6-33](#) and described in [表 6-25](#).

Return to the [Summary Table](#).

図 6-33. BUCK3_SEQUENCE_SLOT Register

7	6	5	4	3	2	1	0
BUCK3_SEQUENCE_ON_SLOT				BUCK3_SEQUENCE_OFF_SLOT			
R/W-X				R/W-X			

表 6-25. BUCK3_SEQUENCE_SLOT Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	BUCK3_SEQUENCE_ON_SLOT	R/W	X	BUCK3 slot number for power-up (Default from NVM memory) 0h = slot 0 1h = slot 1 2h = slot 2 3h = slot 3 4h = slot 4 5h = slot 5 6h = slot 6 7h = slot 7 8h = slot 8 9h = slot 9 Ah = slot 10 Bh = slot 11 Ch = slot 12 Dh = slot 13 Eh = slot 14 Fh = slot 15
3-0	BUCK3_SEQUENCE_OFF_SLOT	R/W	X	BUCK3 slot number for power-down (Default from NVM memory) 0h = slot 0 1h = slot 1 2h = slot 2 3h = slot 3 4h = slot 4 5h = slot 5 6h = slot 6 7h = slot 7 8h = slot 8 9h = slot 9 Ah = slot 10 Bh = slot 11 Ch = slot 12 Dh = slot 13 Eh = slot 14 Fh = slot 15

6.8.17 BUCK2_SEQUENCE_SLOT Register (Offset = 10h) [Reset = X]

BUCK2_SEQUENCE_SLOT is shown in [図 6-34](#) and described in [表 6-26](#).

Return to the [Summary Table](#).

図 6-34. BUCK2_SEQUENCE_SLOT Register

7	6	5	4	3	2	1	0
BUCK2_SEQUENCE_ON_SLOT				BUCK2_SEQUENCE_OFF_SLOT			
R/W-X				R/W-X			

表 6-26. BUCK2_SEQUENCE_SLOT Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	BUCK2_SEQUENCE_ON_SLOT	R/W	X	BUCK2 Slot number for power-up (Default from NVM memory) 0h = slot 0 1h = slot 1 2h = slot 2 3h = slot 3 4h = slot 4 5h = slot 5 6h = slot 6 7h = slot 7 8h = slot 8 9h = slot 9 Ah = slot 10 Bh = slot 11 Ch = slot 12 Dh = slot 13 Eh = slot 14 Fh = slot 15
3-0	BUCK2_SEQUENCE_OFF_SLOT	R/W	X	BUCK2 slot number for power-down (Default from NVM memory) 0h = slot 0 1h = slot 1 2h = slot 2 3h = slot 3 4h = slot 4 5h = slot 5 6h = slot 6 7h = slot 7 8h = slot 8 9h = slot 9 Ah = slot 10 Bh = slot 11 Ch = slot 12 Dh = slot 13 Eh = slot 14 Fh = slot 15

6.8.18 BUCK1_SEQUENCE_SLOT Register (Offset = 11h) [Reset = X]

BUCK1_SEQUENCE_SLOT is shown in [図 6-35](#) and described in [表 6-27](#).

Return to the [Summary Table](#).

図 6-35. BUCK1_SEQUENCE_SLOT Register

7	6	5	4	3	2	1	0
BUCK1_SEQUENCE_ON_SLOT				BUCK1_SEQUENCE_OFF_SLOT			
R/W-X				R/W-X			

表 6-27. BUCK1_SEQUENCE_SLOT Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	BUCK1_SEQUENCE_ON_SLOT	R/W	X	BUCK1 Slot number for power-up (Default from NVM memory) 0h = slot 0 1h = slot 1 2h = slot 2 3h = slot 3 4h = slot 4 5h = slot 5 6h = slot 6 7h = slot 7 8h = slot 8 9h = slot 9 Ah = slot 10 Bh = slot 11 Ch = slot 12 Dh = slot 13 Eh = slot 14 Fh = slot 15
3-0	BUCK1_SEQUENCE_OFF_SLOT	R/W	X	BUCK1 slot number for power-down (Default from NVM memory) 0h = slot 0 1h = slot 1 2h = slot 2 3h = slot 3 4h = slot 4 5h = slot 5 6h = slot 6 7h = slot 7 8h = slot 8 9h = slot 9 Ah = slot 10 Bh = slot 11 Ch = slot 12 Dh = slot 13 Eh = slot 14 Fh = slot 15

6.8.19 nRST_SEQUENCE_SLOT Register (Offset = 12h) [Reset = X]

nRST_SEQUENCE_SLOT is shown in [図 6-36](#) and described in [表 6-28](#).

Return to the [Summary Table](#).

図 6-36. nRST_SEQUENCE_SLOT Register

7	6	5	4	3	2	1	0
nRST_SEQUENCE_ON_SLOT				nRST_SEQUENCE_OFF_SLOT			
R/W-X				R/W-X			

表 6-28. nRST_SEQUENCE_SLOT Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	nRST_SEQUENCE_ON_SLOT	R/W	X	nRST slot number for power-up (Default from NVM memory) 0h = slot 0 1h = slot 1 2h = slot 2 3h = slot 3 4h = slot 4 5h = slot 5 6h = slot 6 7h = slot 7 8h = slot 8 9h = slot 9 Ah = slot 10 Bh = slot 11 Ch = slot 12 Dh = slot 13 Eh = slot 14 Fh = slot 15
3-0	nRST_SEQUENCE_OFF_SLOT	R/W	X	nRST slot number for power-down (Default from NVM memory) 0h = slot 0 1h = slot 1 2h = slot 2 3h = slot 3 4h = slot 4 5h = slot 5 6h = slot 6 7h = slot 7 8h = slot 8 9h = slot 9 Ah = slot 10 Bh = slot 11 Ch = slot 12 Dh = slot 13 Eh = slot 14 Fh = slot 15

6.8.20 GPIO_SEQUENCE_SLOT Register (Offset = 13h) [Reset = X]

GPIO_SEQUENCE_SLOT is shown in [図 6-37](#) and described in [表 6-29](#).

Return to the [Summary Table](#).

図 6-37. GPIO_SEQUENCE_SLOT Register

7	6	5	4	3	2	1	0
GPIO_SEQUENCE_ON_SLOT				GPIO_SEQUENCE_OFF_SLOT			
R/W-X				R/W-X			

表 6-29. GPIO_SEQUENCE_SLOT Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	GPIO_SEQUENCE_ON_SLOT	R/W	X	GPIO slot number for power-up (Default from NVM memory) 0h = slot 0 1h = slot 1 2h = slot 2 3h = slot 3 4h = slot 4 5h = slot 5 6h = slot 6 7h = slot 7 8h = slot 8 9h = slot 9 Ah = slot 10 Bh = slot 11 Ch = slot 12 Dh = slot 13 Eh = slot 14 Fh = slot 15
3-0	GPIO_SEQUENCE_OFF_SLOT	R/W	X	GPIO slot number for power-down (Default from NVM memory) 0h = slot 0 1h = slot 1 2h = slot 2 3h = slot 3 4h = slot 4 5h = slot 5 6h = slot 6 7h = slot 7 8h = slot 8 9h = slot 9 Ah = slot 10 Bh = slot 11 Ch = slot 12 Dh = slot 13 Eh = slot 14 Fh = slot 15

6.8.21 GPO2_SEQUENCE_SLOT Register (Offset = 14h) [Reset = X]

GPO2_SEQUENCE_SLOT is shown in [図 6-38](#) and described in [表 6-30](#).

Return to the [Summary Table](#).

図 6-38. GPO2_SEQUENCE_SLOT Register

7	6	5	4	3	2	1	0
GPO2_SEQUENCE_ON_SLOT				GPO2_SEQUENCE_OFF_SLOT			
R/W-X				R/W-X			

表 6-30. GPO2_SEQUENCE_SLOT Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	GPO2_SEQUENCE_ON_SLOT	R/W	X	GPO2 slot number for power-up (Default from NVM memory) 0h = slot 0 1h = slot 1 2h = slot 2 3h = slot 3 4h = slot 4 5h = slot 5 6h = slot 6 7h = slot 7 8h = slot 8 9h = slot 9 Ah = slot 10 Bh = slot 11 Ch = slot 12 Dh = slot 13 Eh = slot 14 Fh = slot 15
3-0	GPO2_SEQUENCE_OFF_SLOT	R/W	X	GPO2 slot number for power-down (Default from NVM memory) 0h = slot 0 1h = slot 1 2h = slot 2 3h = slot 3 4h = slot 4 5h = slot 5 6h = slot 6 7h = slot 7 8h = slot 8 9h = slot 9 Ah = slot 10 Bh = slot 11 Ch = slot 12 Dh = slot 13 Eh = slot 14 Fh = slot 15

6.8.22 GPO1_SEQUENCE_SLOT Register (Offset = 15h) [Reset = X]

GPO1_SEQUENCE_SLOT is shown in [図 6-39](#) and described in [表 6-31](#).

Return to the [Summary Table](#).

図 6-39. GPO1_SEQUENCE_SLOT Register

7	6	5	4	3	2	1	0
GPO1_SEQUENCE_ON_SLOT				GPO1_SEQUENCE_OFF_SLOT			
R/W-X				R/W-X			

表 6-31. GPO1_SEQUENCE_SLOT Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	GPO1_SEQUENCE_ON_SLOT	R/W	X	GPO1 slot number for power-up (Default from NVM memory) 0h = slot 0 1h = slot 1 2h = slot 2 3h = slot 3 4h = slot 4 5h = slot 5 6h = slot 6 7h = slot 7 8h = slot 8 9h = slot 9 Ah = slot 10 Bh = slot 11 Ch = slot 12 Dh = slot 13 Eh = slot 14 Fh = slot 15
3-0	GPO1_SEQUENCE_OFF_SLOT	R/W	X	GPO1 slot number for power-down (Default from NVM memory) 0h = slot 0 1h = slot 1 2h = slot 2 3h = slot 3 4h = slot 4 5h = slot 5 6h = slot 6 7h = slot 7 8h = slot 8 9h = slot 9 Ah = slot 10 Bh = slot 11 Ch = slot 12 Dh = slot 13 Eh = slot 14 Fh = slot 15

6.8.23 POWER_UP_SLOT_DURATION_1 Register (Offset = 16h) [Reset = X]

POWER_UP_SLOT_DURATION_1 is shown in [図 6-40](#) and described in [表 6-32](#).

Return to the [Summary Table](#).

図 6-40. POWER_UP_SLOT_DURATION_1 Register

7	6	5	4	3	2	1	0
POWER_UP_SLOT_0_DURATION	POWER_UP_SLOT_1_DURATION	POWER_UP_SLOT_2_DURATION	POWER_UP_SLOT_3_DURATION				
N	N	N	N				
R/W-X	R/W-X	R/W-X	R/W-X				

表 6-32. POWER_UP_SLOT_DURATION_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	POWER_UP_SLOT_0_DURATION	R/W	X	Duration of slot 0 during the power-up and standby-to-active sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms
5-4	POWER_UP_SLOT_1_DURATION	R/W	X	Duration of slot 1 during the power-up and standby-to-active sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms
3-2	POWER_UP_SLOT_2_DURATION	R/W	X	Duration of slot 2 during the power-up and standby-to-active sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms
1-0	POWER_UP_SLOT_3_DURATION	R/W	X	Duration of slot 3 during the power-up and standby-to-active sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms

6.8.24 POWER_UP_SLOT_DURATION_2 Register (Offset = 17h) [Reset = X]

POWER_UP_SLOT_DURATION_2 is shown in [図 6-41](#) and described in [表 6-33](#).

Return to the [Summary Table](#).

図 6-41. POWER_UP_SLOT_DURATION_2 Register

7	6	5	4	3	2	1	0
POWER_UP_SLOT_4_DURATION		POWER_UP_SLOT_5_DURATION		POWER_UP_SLOT_6_DURATION		POWER_UP_SLOT_7_DURATION	
N		N		N		N	
R/W-X		R/W-X		R/W-X		R/W-X	

表 6-33. POWER_UP_SLOT_DURATION_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	POWER_UP_SLOT_4_DURATION	R/W	X	Duration of slot 4 during the power-up and standby-to-active sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms
5-4	POWER_UP_SLOT_5_DURATION	R/W	X	Duration of slot 5 during the power-up and standby-to-active sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms
3-2	POWER_UP_SLOT_6_DURATION	R/W	X	Duration of slot 6 during the power-up and standby-to-active sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms
1-0	POWER_UP_SLOT_7_DURATION	R/W	X	Duration of slot 7 during the power-up and standby-to-active sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms

6.8.25 POWER_UP_SLOT_DURATION_3 Register (Offset = 18h) [Reset = X]

POWER_UP_SLOT_DURATION_3 is shown in [図 6-42](#) and described in [表 6-34](#).

Return to the [Summary Table](#).

図 6-42. POWER_UP_SLOT_DURATION_3 Register

7	6	5	4	3	2	1	0
POWER_UP_SLOT_8_DURATION	POWER_UP_SLOT_9_DURATION	POWER_UP_SLOT_10_DURATION	POWER_UP_SLOT_11_DURATION				
R/W-X	R/W-X	R/W-X	R/W-X				

表 6-34. POWER_UP_SLOT_DURATION_3 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	POWER_UP_SLOT_8_DURATION	R/W	X	Duration of slot 8 during the power-up and standby-to-active sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms
5-4	POWER_UP_SLOT_9_DURATION	R/W	X	Duration of slot 9 during the power-up and standby-to-active sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms
3-2	POWER_UP_SLOT_10_DURATION	R/W	X	Duration of slot 10 during the power-up and standby-to-active sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms
1-0	POWER_UP_SLOT_11_DURATION	R/W	X	Duration of slot 11 during the power-up and standby-to-active sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms

6.8.26 POWER_UP_SLOT_DURATION_4 Register (Offset = 19h) [Reset = X]

POWER_UP_SLOT_DURATION_4 is shown in [図 6-43](#) and described in [表 6-35](#).

Return to the [Summary Table](#).

図 6-43. POWER_UP_SLOT_DURATION_4 Register

7	6	5	4	3	2	1	0
POWER_UP_SLOT_12_DURATION	POWER_UP_SLOT_13_DURATION	POWER_UP_SLOT_14_DURATION	POWER_UP_SLOT_15_DURATION				
R/W-X	R/W-X	R/W-X	R/W-X				

表 6-35. POWER_UP_SLOT_DURATION_4 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	POWER_UP_SLOT_12_DURATION	R/W	X	Duration of slot 12 during the power-up and standby-to-active sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms
5-4	POWER_UP_SLOT_13_DURATION	R/W	X	Duration of slot 13 during the power-up and standby-to-active sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms
3-2	POWER_UP_SLOT_14_DURATION	R/W	X	Duration of slot 14 during the power-up and standby-to-active sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms
1-0	POWER_UP_SLOT_15_DURATION	R/W	X	Duration of slot 15 during the power-up and standby-to-active sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms

6.8.27 POWER_DOWN_SLOT_DURATION_1 Register (Offset = 1Ah) [Reset = X]

POWER_DOWN_SLOT_DURATION_1 is shown in [図 6-44](#) and described in [表 6-36](#).

Return to the [Summary Table](#).

図 6-44. POWER_DOWN_SLOT_DURATION_1 Register

7	6	5	4	3	2	1	0
POWER_DOWN_SLOT_0_DURATION		POWER_DOWN_SLOT_1_DURATION		POWER_DOWN_SLOT_2_DURATION		POWER_DOWN_SLOT_3_DURATION	
R/W-X		R/W-X		R/W-X		R/W-X	

表 6-36. POWER_DOWN_SLOT_DURATION_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	POWER_DOWN_SLOT_0_DURATION	R/W	X	Duration of slot 0 during the power-down and active-to-standby sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms
5-4	POWER_DOWN_SLOT_1_DURATION	R/W	X	Duration of slot 1 during the power-down and active-to-standby sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms
3-2	POWER_DOWN_SLOT_2_DURATION	R/W	X	Duration of slot 2 during the power-down and active-to-standby sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms
1-0	POWER_DOWN_SLOT_3_DURATION	R/W	X	Duration of slot 3 during the power-down and active-to-standby sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms

6.8.28 POWER_DOWN_SLOT_DURATION_2 Register (Offset = 1Bh) [Reset = X]

POWER_DOWN_SLOT_DURATION_2 is shown in [図 6-45](#) and described in [表 6-37](#).

Return to the [Summary Table](#).

図 6-45. POWER_DOWN_SLOT_DURATION_2 Register

7	6	5	4	3	2	1	0
POWER_DOWN_SLOT_4_DURATION		POWER_DOWN_SLOT_5_DURATION		POWER_DOWN_SLOT_6_DURATION		POWER_DOWN_SLOT_7_DURATION	
R/W-X		R/W-X		R/W-X		R/W-X	

表 6-37. POWER_DOWN_SLOT_DURATION_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	POWER_DOWN_SLOT_4_DURATION	R/W	X	Duration of slot 4 during the power-down and active-to-standby sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms
5-4	POWER_DOWN_SLOT_5_DURATION	R/W	X	Duration of slot 5 during the power-down and active-to-standby sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms
3-2	POWER_DOWN_SLOT_6_DURATION	R/W	X	Duration of slot 6 during the power-down and active-to-standby sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms
1-0	POWER_DOWN_SLOT_7_DURATION	R/W	X	Duration of slot 7 during the power-down and active-to-standby sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms

6.8.29 POWER_DOWN_SLOT_DURATION_3 Register (Offset = 1Ch) [Reset = X]

POWER_DOWN_SLOT_DURATION_3 is shown in [図 6-46](#) and described in [表 6-38](#).

Return to the [Summary Table](#).

図 6-46. POWER_DOWN_SLOT_DURATION_3 Register

7	6	5	4	3	2	1	0
POWER_DOWN_SLOT_8_DURATION		POWER_DOWN_SLOT_9_DURATION		POWER_DOWN_SLOT_10_DURATION		POWER_DOWN_SLOT_11_DURATION	
R/W-X		R/W-X		R/W-X		R/W-X	

表 6-38. POWER_DOWN_SLOT_DURATION_3 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	POWER_DOWN_SLOT_8_DURATION	R/W	X	Duration of slot 8 during the power-down and active-to-standby sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms
5-4	POWER_DOWN_SLOT_9_DURATION	R/W	X	Duration of slot 9 during the power-down and active-to-standby sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms
3-2	POWER_DOWN_SLOT_10_DURATION	R/W	X	Duration of slot 10 during the power-down and active-to-standby sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms
1-0	POWER_DOWN_SLOT_11_DURATION	R/W	X	Duration of slot 11 during the power-down and active-to-standby sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms

6.8.30 POWER_DOWN_SLOT_DURATION_4 Register (Offset = 1Dh) [Reset = X]

POWER_DOWN_SLOT_DURATION_4 is shown in [図 6-47](#) and described in [表 6-39](#).

Return to the [Summary Table](#).

図 6-47. POWER_DOWN_SLOT_DURATION_4 Register

7	6	5	4	3	2	1	0
POWER_DOWN_SLOT_12_DURATION	POWER_DOWN_SLOT_13_DURATION	POWER_DOWN_SLOT_14_DURATION	POWER_DOWN_SLOT_15_DURATION				
R/W-X	R/W-X	R/W-X	R/W-X				

表 6-39. POWER_DOWN_SLOT_DURATION_4 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	POWER_DOWN_SLOT_12_DURATION	R/W	X	Duration of slot 12 during the power-down and active-to-standby sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms
5-4	POWER_DOWN_SLOT_13_DURATION	R/W	X	Duration of slot 13 during the power-down and active-to-standby sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms
3-2	POWER_DOWN_SLOT_14_DURATION	R/W	X	Duration of slot 14 during the power-down and active-to-standby sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms
1-0	POWER_DOWN_SLOT_15_DURATION	R/W	X	Duration of slot 15 during the power-down and active-to-standby sequences. (Default from NVM memory) 0h = 0ms 1h = 1.5ms 2h = 3ms 3h = 10ms

6.8.31 GENERAL_CONFIG Register (Offset = 1Eh) [Reset = X]

GENERAL_CONFIG is shown in [図 6-48](#) and described in [表 6-40](#).

Return to the [Summary Table](#).

図 6-48. GENERAL_CONFIG Register

7	6	5	4	3	2	1	0
BYPASS_RAILS_DISCHARGED_CHECK	LDO4_UV_THR	LDO3_UV_THR	LDO2_UV_THR	LDO1_UV_THR	GPIO_EN	GPO2_EN	GPO1_EN
R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X

表 6-40. GENERAL_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
7	BYPASS_RAILS_DISCHARGED_CHECK	R/W	X	Bypass the all-rails discharged check to commence a transition to ACTIVE state, and the rails-in-slot discharged check executed in each slot during a power-down to INITIALIZE state. Does not bypass the check for RV(Pre-biased) condition prior to enabling a regulator. (Default from NVM memory) 0h = Discharged checks enforced 1h = Discharged checks bypassed
6	LDO4_UV_THR	R/W	X	UV threshold selection bit for LDO4. Only applicable if configured as LDO. (Default from NVM memory) 0h = -5% UV detection 1h = -10% UV detection
5	LDO3_UV_THR	R/W	X	UV threshold selection bit for LDO3. Only applicable if configured as LDO. (Default from NVM memory) 0h = -5% UV detection 1h = -10% UV detection
4	LDO2_UV_THR	R/W	X	UV threshold selection bit for LDO2. Only applicable if configured as LDO. (Default from NVM memory) 0h = -5% UV detection 1h = -10% UV detection
3	LDO1_UV_THR	R/W	X	UV threshold selection bit for LDO1. Only applicable if configured as LDO. (Default from NVM memory) 0h = -5% UV detection 1h = -10% UV detection
2	GPIO_EN	R/W	X	Both an enable and state control of GPIO. This bit enables the GPIO function and also controls the state of the GPIO pin. (Default from NVM memory) 0h = The GPIO function is disabled. The output state is 'low'. 1h = The GPIO function is enabled. The output state is 'high'.
1	GPO2_EN	R/W	X	Both an enable and state control of GPO2. This bit enables the GPO2 function and also controls the state of the GPO2 pin. (Default from NVM memory) 0h = GPO2 disabled. The output state is low. 1h = GPO2 enabled. The output state is Hi-Z.
0	GPO1_EN	R/W	X	Both an enable and state control of GPO1. This bit enables the GPO1 function and also controls the state of the GPO1 pin. (Default from NVM memory) 0h = GPO1 disabled. The output state is low. 1h = GPO1 enabled. The output state is Hi-Z.

6.8.32 MFP_1_CONFIG Register (Offset = 1Fh) [Reset = X]

MFP_1_CONFIG is shown in [図 6-49](#) and described in [表 6-41](#).

Return to the [Summary Table](#).

図 6-49. MFP_1_CONFIG Register

7	6	5	4	3	2	1	0
MODE_I2C_CTRL	VSEL_SD_I2C_CTRL	MODE_RESET_POLARITY	MODE_STBY_POLARITY	MULTI_DEVICE_ENABLE	VSEL_RAIL	VSEL_SD_POLARITY	VSEL_DDR_SD
R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X

表 6-41. MFP_1_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
7	MODE_I2C_CTRL	R/W	X	MODE control using I2C. Consolidated with MODE control via MODE/RESET and/or MODE/STBY pins. Refer to table in the data sheet. (Default from NVM memory) 0h = Auto PFM 1h = Forced PWM
6	VSEL_SD_I2C_CTRL	R/W	X	VSEL_SD control using I2C. Applicable only if VSEL_SD/VSEL_DDR pin is configured as "VSEL_DDR". (Default from NVM memory) 0h = 1.8V 1h = LDOx_VOUT register setting
5	MODE_RESET_POLARITY	R/W	X	MODE_RESET Pin Polarity configuration. Note: Ok to change during operation, but consider immediate reaction: MODE-change or RESET-entry! (Default from NVM memory) 0h = [if configured as MODE] LOW - auto-PFM / HIGH - forced PWM. [if configured as RESET] LOW - reset / HIGH - normal operation. 1h = [if configured as MODE] HIGH - auto-PFM / LOW - forced PWM. [if configured as RESET] HIGH - reset / LOW - normal operation.
4	MODE_STBY_POLARITY	R/W	X	MODE_STBY Pin Polarity configuration. Note: Ok to change during operation, but consider immediate reaction: MODE-change or STATE-change! (Default from NVM memory) 0h = [if configured as MODE] LOW - auto-PFM / HIGH - forced PWM. [if configured as a STBY] LOW - STBY state / HIGH - ACTIVE state. 1h = [if configured as MODE] HIGH - auto-PFM / LOW - forced PWM. [if configured as a STBY] HIGH - STBY state / LOW - ACTIVE state.
3	MULTI_DEVICE_ENABLE	R/W	X	Configures the device as a single device where GPO is used as GPO function, or as a multi-device configuration where GPO is used for synchronization with other devices. NOTE: ONLY CHANGE IN INITIALIZE STATE! (Default from NVM memory) 0h = Single-device configuration, GPIO pin configured as GPO 1h = Multi-device configuration, GPIO pin configured as GPIO
2	VSEL_RAIL	R/W	X	LDO controlled by VSEL_SD/VSEL_DDR. NOTE: ONLY CHANGE IN INITIALIZE STATE! (Default from NVM memory) 0h = LDO1 1h = LDO2
1	VSEL_SD_POLARITY	R/W	X	SD Card Voltage Select Note: Ok to change during operation, but consider immediate reaction: change of SD-card supply voltage! (Default from NVM memory) 0h = LOW - 1.8V / HIGH - LDOx_VOUT register setting 1h = HIGH - 1.8V / LOW - LDOx_VOUT register setting

表 6-41. MFP_1_CONFIG Register Field Descriptions (続き)

Bit	Field	Type	Reset	Description
0	VSEL_DDR_SD	R/W	X	VSEL_SD/VSEL_DDR Configuration NOTE: ONLY CHANGE IN INITIALIZE STATE! (Default from NVM memory) 0h = VSEL pin configured as DDR to set the voltage on Buck3 1h = VSEL pin configured as SD to set the voltage on the VSEL_RAIL

6.8.33 MFP_2_CONFIG Register (Offset = 20h) [Reset = X]

MFP_2_CONFIG is shown in [図 6-50](#) and described in [表 6-42](#).

Return to the [Summary Table](#).

図 6-50. MFP_2_CONFIG Register

7	6	5	4	3	2	1	0
PU_ON_FSD	WARM_COLD_RESET_CONFIG	EN_PB_VSENSE_CONFIG	EN_PB_VSENSE_DEGL	MODE_RESET_CONFIG	MODE_STBY_CONFIG		
R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X

表 6-42. MFP_2_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
7	PU_ON_FSD	R/W	X	Power up upon First Supply Detected (FSD). So when VSYS is applied, device does power up to ACTIVE state even if EN/PB/VSENSE pin is at OFF_REQ status. (Default from NVM memory) 0h = First Supply Detection (FSD) Disabled. 1h = First Supply Detection (FSD) Enabled.
6	WARM_COLD_RESET_CONFIG	R/W	X	Selection between WARM or COLD Reset, when a RESET event is triggered via MODE/RESET pin (does not apply to RESET via I2C) (Default from NVM memory) 0h = COLD RESET 1h = WARM RESET
5-4	EN_PB_VSENSE_CONFIG	R/W	X	Enable / Push-Button / VSENSE Configuration. Do not change via I2C after NVM load (except as a precursor before programming NVM) (Default from NVM memory) 0h = Device Enable Configuration 1h = Push Button Configuration 2h = VSENSE Configuration 3h = Device Enable Configuration
3	EN_PB_VSENSE_DEGL	R/W	X	Enable / Push-Button / VSENSE Deglitch NOTE: ONLY CHANGE IN INITIALIZE STATE! Consider immediate reaction when changing from EN/VSENSE to PB or vice versa: power-up! (Default from NVM memory) 0h = short (typ: 120us for EN/VSENSE and 200ms for PB) 1h = long (typ: 50ms for EN/VSENSE and 600ms for PB)
2	MODE_RESET_CONFIG	R/W	X	MODE/RESET Configuration (Default from NVM memory) 0h = MODE 1h = RESET
1-0	MODE_STBY_CONFIG	R/W	X	MODE_STDBY Configuration (Default from NVM memory) 0h = MODE 1h = STBY 2h = MODE and STBY 3h = MODE

6.8.34 STBY_1_CONFIG Register (Offset = 21h) [Reset = X]

STBY_1_CONFIG is shown in [図 6-51](#) and described in [表 6-43](#).

Return to the [Summary Table](#).

図 6-51. STBY_1_CONFIG Register

7	6	5	4	3	2	1	0
RESERVED	LDO4_STBY_EN	LDO3_STBY_EN	LDO2_STBY_EN	LDO1_STBY_EN	BUCK3_STBY_EN	BUCK2_STBY_EN	BUCK1_STBY_EN
R-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X

表 6-43. STBY_1_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	X	Reserved
6	LDO4_STBY_EN	R/W	X	Enable LDO4 in STANDBY state. (Default from NVM memory) 0h = Disabled in STBY Mode 1h = Enabled in STBY Mode
5	LDO3_STBY_EN	R/W	X	Enable LDO3 in STANDBY state. (Default from NVM memory) 0h = Disabled in STBY Mode 1h = Enabled in STBY Mode
4	LDO2_STBY_EN	R/W	X	Enable LDO2 in STANDBY state. (Default from NVM memory) 0h = Disabled in STBY Mode 1h = Enabled in STBY Mode
3	LDO1_STBY_EN	R/W	X	Enable LDO1 in STANDBY state. (Default from NVM memory) 0h = Disabled in STBY Mode 1h = Enabled in STBY Mode
2	BUCK3_STBY_EN	R/W	X	Enable BUCK3 in STANDBY state. (Default from NVM memory) 0h = Disabled in STBY Mode 1h = Enabled in STBY Mode
1	BUCK2_STBY_EN	R/W	X	Enable BUCK2 in STANDBY state. (Default from NVM memory) 0h = Disabled in STBY Mode 1h = Enabled in STBY Mode
0	BUCK1_STBY_EN	R/W	X	Enable BUCK1 in STANDBY state. (Default from NVM memory) 0h = Disabled in STBY Mode 1h = Enabled in STBY Mode

6.8.35 STBY_2_CONFIG Register (Offset = 22h) [Reset = X]

STBY_2_CONFIG is shown in [図 6-52](#) and described in [表 6-44](#).

Return to the [Summary Table](#).

図 6-52. STBY_2_CONFIG Register

7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	GPIO_STBY_EN	GPO2_STBY_EN	GPO1_STBY_EN
R-X	R-X	R-X	R-X	R-X	R/W-X	R/W-X	R/W-X

表 6-44. STBY_2_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	X	Reserved
6	RESERVED	R	X	Reserved
5	RESERVED	R	X	Reserved
4	RESERVED	R	X	Reserved
3	RESERVED	R	X	Reserved
2	GPIO_STBY_EN	R/W	X	Enable GPIO in STANDBY state. (Default from NVM memory) 0h = Disabled in STBY Mode 1h = Enabled in STBY Mode
1	GPO2_STBY_EN	R/W	X	Enable GPO2 in STANDBY state. (Default from NVM memory) 0h = Disabled in STBY Mode 1h = Enabled in STBY Mode
0	GPO1_STBY_EN	R/W	X	Enable GPO1 in STANDBY state. (Default from NVM memory) 0h = Disabled in STBY Mode 1h = Enabled in STBY Mode

6.8.36 OC_DEGL_CONFIG Register (Offset = 23h) [Reset = X]

OC_DEGL_CONFIG is shown in 図 6-53 and described in 表 6-45.

Return to the [Summary Table](#).

図 6-53. OC_DEGL_CONFIG Register

7	6	5	4	3	2	1	0
RESERVED	EN_LONG_DEGL_FOR_OC_LDO4	EN_LONG_DEGL_FOR_OC_LDO3	EN_LONG_DEGL_FOR_OC_LDO2	EN_LONG_DEGL_FOR_OC_LDO1	EN_LONG_DEGL_FOR_OC_BUCK3	EN_LONG_DEGL_FOR_OC_BUCK2	EN_LONG_DEGL_FOR_OC_BUCK1
R-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X

表 6-45. OC_DEGL_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	X	Reserved
6	EN_LONG_DEGL_FOR_OC_LDO4	R/W	X	When set, enables the long-deglitch option for OverCurrent signal of LDO4. When clear, enables the short-deglitch option for OverCurrent signal of LDO4. (Default from NVM memory) 0h = Deglitch duration for OverCurrent signals of LDO4 is ~20us 1h = Deglitch duration for OverCurrent signals of LDO4 is ~2ms
5	EN_LONG_DEGL_FOR_OC_LDO3	R/W	X	When set, enables the long-deglitch option for OverCurrent signal of LDO3. When clear, enables the short-deglitch option for OverCurrent signal of LDO3. (Default from NVM memory) 0h = Deglitch duration for OverCurrent signals of LDO3 is ~20us 1h = Deglitch duration for OverCurrent signals of LDO3 is ~2ms
4	EN_LONG_DEGL_FOR_OC_LDO2	R/W	X	When set, enables the long-deglitch option for OverCurrent signal of LDO2. When clear, enables the short-deglitch option for OverCurrent signal of LDO2. (Default from NVM memory) 0h = Deglitch duration for OverCurrent signals of LDO2 is ~20us 1h = Deglitch duration for OverCurrent signals of LDO2 is ~2ms
3	EN_LONG_DEGL_FOR_OC_LDO1	R/W	X	When set, enables the long-deglitch option for OverCurrent signal of LDO1. When clear, enables the short-deglitch option for OverCurrent signal of LDO1. (Default from NVM memory) 0h = Deglitch duration for OverCurrent signals of LDO1 is ~20us 1h = Deglitch duration for OverCurrent signals of LDO1 is ~2ms
2	EN_LONG_DEGL_FOR_OC_BUCK3	R/W	X	When set, enables the long-deglitch option for OverCurrent signals of BUCK3. When clear, enables the short-deglitch option for OverCurrent signals of BUCK3. (Default from NVM memory) 0h = Deglitch duration for OverCurrent signals for BUCK3 (High-Side Overcurrent, Low-Side Overcurrent and Low-Side Reverse/Negative OverCurrent) is ~20us 1h = Deglitch duration for OverCurrent signals for BUCK3 (High-Side Overcurrent, Low-Side Overcurrent and Low-Side Reverse/Negative OverCurrent) is ~2ms
1	EN_LONG_DEGL_FOR_OC_BUCK2	R/W	X	When set, enables the long-deglitch option for OverCurrent signals of BUCK2. When clear, enables the short-deglitch option for OverCurrent signals of BUCK2. (Default from NVM memory) 0h = Deglitch duration for OverCurrent signals for BUCK2 (High-Side Overcurrent, Low-Side Overcurrent and Low-Side Reverse/Negative OverCurrent) is ~20us 1h = Deglitch duration for OverCurrent signals for BUCK2 (High-Side Overcurrent, Low-Side Overcurrent and Low-Side Reverse/Negative OverCurrent) is ~2ms

表 6-45. OC_DEGL_CONFIG Register Field Descriptions (続き)

Bit	Field	Type	Reset	Description
0	EN_LONG_DEGL_FOR_OC_BUCK1	R/W	X	When set, enables the long-deglitch option for OverCurrent signals of BUCK1. When clear, enables the short-deglitch option for OverCurrent signals of BUCK1. (Default from NVM memory) 0h = Deglitch duration for OverCurrent signals for BUCK1 (High-Side Overcurrent, Low-Side Overcurrent and Low-Side Reverse/Negative OverCurrent) is ~20us 1h = Deglitch duration for OverCurrent signals for BUCK1 (High-Side Overcurrent, Low-Side Overcurrent and Low-Side Reverse/Negative OverCurrent) is ~2ms

6.8.37 INT_MASK_UV Register (Offset = 24h) [Reset = X]

INT_MASK_UV is shown in [図 6-54](#) and described in [表 6-46](#).

Return to the [Summary Table](#).

図 6-54. INT_MASK_UV Register

7	6	5	4	3	2	1	0
MASK_RETRY_COUNT	BUCK3_UV_MASK	BUCK2_UV_MASK	BUCK1_UV_MASK	LDO4_UV_MASK	LDO3_UV_MASK	LDO2_UV_MASK	LDO1_UV_MASK
R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X

表 6-46. INT_MASK_UV Register Field Descriptions

Bit	Field	Type	Reset	Description
7	MASK_RETRY_COUNT	R/W	X	When set, device can power up even after two retries. (Default from NVM memory) 0h = Device does retry up to 2 times, then stay off 1h = Device does retry infinitely
6	BUCK3_UV_MASK	R/W	X	BUCK3 Undervoltage Mask. (Default from NVM memory) 0h = un-masked (Faults reported) 1h = masked (Faults not reported)
5	BUCK2_UV_MASK	R/W	X	BUCK2 Undervoltage Mask. (Default from NVM memory) 0h = un-masked (Faults reported) 1h = masked (Faults not reported)
4	BUCK1_UV_MASK	R/W	X	BUCK1 Undervoltage Mask. (Default from NVM memory) 0h = un-masked (Faults reported) 1h = masked (Faults not reported)
3	LDO4_UV_MASK	R/W	X	LDO4 Undervoltage Mask - Always masked in BYP or LSW modes. (Default from NVM memory) 0h = un-masked (Faults reported) 1h = masked (Faults not reported)
2	LDO3_UV_MASK	R/W	X	LDO3 Undervoltage Mask - Always masked in BYP or LSW modes. (Default from NVM memory) 0h = un-masked (Faults reported) 1h = masked (Faults not reported)
1	LDO2_UV_MASK	R/W	X	LDO2 Undervoltage Mask - Always masked in BYP or LSW modes. (Default from NVM memory) 0h = un-masked (Faults reported) 1h = masked (Faults not reported)
0	LDO1_UV_MASK	R/W	X	LDO1 Undervoltage Mask - Always masked in BYP or LSW modes. (Default from NVM memory) 0h = un-masked (Faults reported) 1h = masked (Faults not reported)

6.8.38 MASK_CONFIG Register (Offset = 25h) [Reset = X]

MASK_CONFIG is shown in [図 6-55](#) and described in [表 6-47](#).

Return to the [Summary Table](#).

図 6-55. MASK_CONFIG Register

7	6	5	4	3	2	1	0
MASK_INT_FOR_PB	MASK_EFFECT		MASK_INT_FOR_RV	SENSOR_0_WARM_MASK	SENSOR_1_WARM_MASK	SENSOR_2_WARM_MASK	SENSOR_3_WARM_MASK
R/W-X	R/W-X		R/W-X	R/W-X	R/W-X	R/W-X	R/W-X

表 6-47. MASK_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
7	MASK_INT_FOR_PB	R/W	X	Masking bit to control whether nINT pin is sensitive to PushButton (PB) press/release events or not. (Default from NVM memory) 0h = un-masked (nINT pulled low for any PB events) 1h = masked (nINT not sensitive to any PB events)
6-5	MASK_EFFECT	R/W	X	Effect of masking (global) (Default from NVM memory) 0h = no state change, no nINT reaction, no bit set for Faults 1h = no state change, no nINT reaction, bit set for Faults 2h = no state change, nINT reaction, bit set for Faults (same as 11b) 3h = no state change, nINT reaction, bit set for Faults (same as 10b)
4	MASK_INT_FOR_RV	R/W	X	Masking bit to control whether nINT pin is sensitive to RV (Residual Voltage) events or not. (Default from NVM memory) 0h = un-masked (nINT pulled low for any RV events during transition to ACTIVE state or during enabling of rails) 1h = masked (nINT not sensitive to any RV events)
3	SENSOR_0_WARM_MASK	R/W	X	Die Temperature Warm Fault Mask, Sensor 0. (Default from NVM memory) 0h = un-masked (Faults reported) 1h = masked (Faults not reported)
2	SENSOR_1_WARM_MASK	R/W	X	Die Temperature Warm Fault Mask, Sensor 1. (Default from NVM memory) 0h = un-masked (Faults reported) 1h = masked (Faults not reported)
1	SENSOR_2_WARM_MASK	R/W	X	Die Temperature Warm Fault Mask, Sensor 2. (Default from NVM memory) 0h = un-masked (Faults reported) 1h = masked (Faults not reported)
0	SENSOR_3_WARM_MASK	R/W	X	Die Temperature Warm Fault Mask, Sensor 3. (Default from NVM memory) 0h = un-masked (Faults reported) 1h = masked (Faults not reported)

6.8.39 I2C_ADDRESS_REG Register (Offset = 26h) [Reset = X]

I2C_ADDRESS_REG is shown in [図 6-56](#) and described in [表 6-48](#).

Return to the [Summary Table](#).

図 6-56. I2C_ADDRESS_REG Register

7	6	5	4	3	2	1	0
DIY_NVM_PROGRAM_CMD_ISSUED		I2C_ADDRESS					
R/W-X		R/W-X					

表 6-48. I2C_ADDRESS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
7	DIY_NVM_PROGRAM_CMD_ISSUED	R/W	X	Bit that indicates whether a DIY program command was attempted. Once set, remains always set. (Default from NVM memory) 0h = NVM data not changed 1h = NVM data attempted to be changed via DIY program command
6-0	I2C_ADDRESS	R/W	X	I2C secondary address. Note: Ok to change during operation, but consider immediate reaction: new address for read/write! (Default from NVM memory)

6.8.40 USER_GENERAL_NVM_STORAGE_REG Register (Offset = 27h) [Reset = X]

USER_GENERAL_NVM_STORAGE_REG is shown in [図 6-57](#) and described in [表 6-49](#).

Return to the [Summary Table](#).

図 6-57. USER_GENERAL_NVM_STORAGE_REG Register

7	6	5	4	3	2	1	0
USER_GENERAL_NVM_STORAGE							
R/W-X							

表 6-49. USER_GENERAL_NVM_STORAGE_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	USER_GENERAL_NVM_STORAGE	R/W	X	8-bit NVM-based register available to the user to use to store user-data, for example NVM-ID of customer-modified NVM-version or other purposes. (Default from NVM memory)

6.8.41 MANUFACTURING_VER Register (Offset = 28h) [Reset = 00h]

MANUFACTURING_VER is shown in [図 6-58](#) and described in [表 6-50](#).

Return to the [Summary Table](#).

図 6-58. MANUFACTURING_VER Register

7	6	5	4	3	2	1	0
SILICON_REV							
R-0h							

表 6-50. MANUFACTURING_VER Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	SILICON_REV	R	0h	SILICON_REV[7:6] - Reserved SILICON_REV[5:3] - ALR SILICON_REV[2:0] - Metal Silicon Revision - Hard wired (not under NVM control)

6.8.42 MFP_CTRL Register (Offset = 29h) [Reset = X]

MFP_CTRL is shown in [図 6-59](#) and described in [表 6-51](#).

Return to the [Summary Table](#).

図 6-59. MFP_CTRL Register

7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	GPIO_STATUS	WARM_RESET_I2C_CTRL	COLD_RESET_I2C_CTRL	STBY_I2C_CTRL	I2C_OFF_REQ
R-X	R-X	R-X	R-0h	R/WSelfClrF-0h	R/W-0h	R/W-0h	R/WSelfClrF-0h

表 6-51. MFP_CTRL Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	X	Reserved
6	RESERVED	R	X	Reserved
5	RESERVED	R	X	Reserved
4	GPIO_STATUS	R	0h	Indicates the real-time value of GPIO pin 0h = The GPIO pin is currently '0' 1h = The GPIO pin is currently '1'
3	WARM_RESET_I2C_CTRL	R/WSelfClrF	0h	Triggers a WARM RESET when written as '1'. Note: This bit self-clears automatically, so cannot be read as '1' after the write. 0h = normal operation 1h = WARM_RESET
2	COLD_RESET_I2C_CTRL	R/W	0h	Triggers a COLD RESET when set high. Cleared upon entry to INITIALIZE. 0h = normal operation 1h = COLD_RESET
1	STBY_I2C_CTRL	R/W	0h	STBY control using I2C. Consolidated with STBY control via MODE/STBY pin. Refer to table in spec. 0h = normal operation 1h = STBY mode
0	I2C_OFF_REQ	R/WSelfClrF	0h	When '1' is written to this bit: Trigger OFF request. When '0': No effect. Does self-clear. 0h = No effect 1h = Trigger OFF Request

6.8.43 DISCHARGE_CONFIG Register (Offset = 2Ah) [Reset = X]

DISCHARGE_CONFIG is shown in [図 6-60](#) and described in [表 6-52](#).

Return to the [Summary Table](#).

図 6-60. DISCHARGE_CONFIG Register

7	6	5	4	3	2	1	0
RESERVED	LDO4_DISCHARGE_EN	LDO3_DISCHARGE_EN	LDO2_DISCHARGE_EN	LDO1_DISCHARGE_EN	BUCK3_DISCHARGE_EN	BUCK2_DISCHARGE_EN	BUCK1_DISCHARGE_EN
R-X	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h

表 6-52. DISCHARGE_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	X	Reserved
6	LDO4_DISCHARGE_EN	R/W	1h	Discharge setting for LDO4 0h = No Discharge 1h = 250 Ω
5	LDO3_DISCHARGE_EN	R/W	1h	Discharge setting for LDO3 0h = No Discharge 1h = 250 Ω
4	LDO2_DISCHARGE_EN	R/W	1h	Discharge setting for LDO2 0h = No Discharge 1h = 200 Ω
3	LDO1_DISCHARGE_EN	R/W	1h	Discharge setting for LDO1 0h = No Discharge 1h = 200 Ω
2	BUCK3_DISCHARGE_EN	R/W	1h	Discharge setting for BUCK3 0h = No Discharge 1h = 125 Ω
1	BUCK2_DISCHARGE_EN	R/W	1h	Discharge setting for BUCK2 0h = No Discharge 1h = 125 Ω
0	BUCK1_DISCHARGE_EN	R/W	1h	Discharge setting for BUCK1 0h = No Discharge 1h = 125 Ω

6.8.44 INT_SOURCE Register (Offset = 2Bh) [Reset = 00h]

INT_SOURCE is shown in [図 6-61](#) and described in [表 6-53](#).

Return to the [Summary Table](#).

図 6-61. INT_SOURCE Register

7	6	5	4	3	2	1	0
INT_PB_IS_SET	INT_LDO_3_4_IS_SET	INT_LDO_1_2_IS_SET	INT_BUCK_3_IS_SET	INT_BUCK_1_2_IS_SET	INT_SYSTEM_IS_SET	INT_RV_IS_SET	INT_TIMEOUT_RV_SD_IS_SET
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

表 6-53. INT_SOURCE Register Field Descriptions

Bit	Field	Type	Reset	Description
7	INT_PB_IS_SET	R	0h	One or more sources of the INT present in register INT_PB 0h = No bits set in INT_PB 1h = One or more bits set in INT_PB
6	INT_LDO_3_4_IS_SET	R	0h	One or more sources of the INT present in register INT_LDO_3_4 0h = No bits set in INT_LDO_3_4 1h = One or more bits set in INT_LDO_3_4
5	INT_LDO_1_2_IS_SET	R	0h	One or more sources of the INT present in register INT_LDO_1_2 0h = No bits set in INT_LDO_1_2 1h = One or more bits set in INT_LDO_1_2
4	INT_BUCK_3_IS_SET	R	0h	One or more sources of the INT present in register INT_BUCK_3 0h = No bits set in INT_BUCK_3 1h = One or more bits set in INT_BUCK_3
3	INT_BUCK_1_2_IS_SET	R	0h	One or more sources of the INT present in register INT_BUCK_1_2 0h = No bits set in INT_BUCK_1_2 1h = One or more bits set in INT_BUCK_1_2
2	INT_SYSTEM_IS_SET	R	0h	One or more sources of the INT present in register INT_SYSTEM 0h = No bits set in INT_SYSTEM 1h = One or more bits set in INT_SYSTEM
1	INT_RV_IS_SET	R	0h	One or more sources of the INT present in register INT_RV 0h = No bits set in INT_RV 1h = One or more bits set in INT_RV
0	INT_TIMEOUT_RV_SD_IS_SET	R	0h	One or more sources of the INT present in register INT_TIMEOUT_RV_SD 0h = No bits set in INT_TIMEOUT_RV_SD 1h = One or more bits set in INT_TIMEOUT_RV_SD

6.8.45 INT_LDO_3_4 Register (Offset = 2Ch) [Reset = X]

INT_LDO_3_4 is shown in [図 6-62](#) and described in [表 6-54](#).

Return to the [Summary Table](#).

図 6-62. INT_LDO_3_4 Register

7	6	5	4	3	2	1	0
RESERVED	RESERVED	LDO4_UV	LDO4_OC	LDO4_SCG	LDO3_UV	LDO3_OC	LDO3_SCG
R-X	R-X	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h

表 6-54. INT_LDO_3_4 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	X	Reserved
6	RESERVED	R	X	Reserved
5	LDO4_UV	R/W1C	0h	LDO4 Undervoltage Fault. Is automatically cleared upon a transition to INITIALIZE state, if corresponding *_UV_MASK bit in register INT_MASK_UV is '1' 0h = No Fault detected 1h = Fault detected
4	LDO4_OC	R/W1C	0h	LDO4 Overcurrent Fault. 0h = No Fault detected 1h = Fault detected
3	LDO4_SCG	R/W1C	0h	LDO4 Short Circuit to Ground Fault 0h = No Fault detected 1h = Fault detected
2	LDO3_UV	R/W1C	0h	LDO3 Undervoltage Fault. Is automatically cleared upon a transition to INITIALIZE state, if corresponding *_UV_MASK bit in register INT_MASK_UV is '1' 0h = No Fault detected 1h = Fault detected
1	LDO3_OC	R/W1C	0h	LDO3 Overcurrent Fault 0h = No Fault detected 1h = Fault detected
0	LDO3_SCG	R/W1C	0h	LDO3 Short Circuit to Ground Fault 0h = No Fault detected 1h = Fault detected

6.8.46 INT_LDO_1_2 Register (Offset = 2Dh) [Reset = X]

INT_LDO_1_2 is shown in [図 6-63](#) and described in [表 6-55](#).

Return to the [Summary Table](#).

図 6-63. INT_LDO_1_2 Register

7	6	5	4	3	2	1	0
RESERVED	RESERVED	LDO2_UV	LDO2_OC	LDO2_SCG	LDO1_UV	LDO1_OC	LDO1_SCG
R-X	R-X	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h

表 6-55. INT_LDO_1_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	X	Reserved
6	RESERVED	R	X	Reserved
5	LDO2_UV	R/W1C	0h	LDO2 Undervoltage Fault. Is automatically cleared upon a transition to INITIALIZE state, if corresponding *_UV_MASK bit in register INT_MASK_UV is '1' 0h = No Fault detected 1h = Fault detected
4	LDO2_OC	R/W1C	0h	LDO2 Overcurrent Fault 0h = No Fault detected 1h = Fault detected
3	LDO2_SCG	R/W1C	0h	LDO2 Short Circuit to Ground Fault 0h = No Fault detected 1h = Fault detected
2	LDO1_UV	R/W1C	0h	LDO1 Undervoltage Fault. Is automatically cleared upon a transition to INITIALIZE state, if corresponding *_UV_MASK bit in register INT_MASK_UV is '1' 0h = No Fault detected 1h = Fault detected
1	LDO1_OC	R/W1C	0h	LDO1 Overcurrent Fault 0h = No Fault detected 1h = Fault detected
0	LDO1_SCG	R/W1C	0h	LDO1 Short Circuit to Ground Fault 0h = No Fault detected 1h = Fault detected

6.8.47 INT_BUCK_3 Register (Offset = 2Eh) [Reset = X]

INT_BUCK_3 is shown in [図 6-64](#) and described in [表 6-56](#).

Return to the [Summary Table](#).

図 6-64. INT_BUCK_3 Register

7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	BUCK3_UV	BUCK3_NEG_OC	BUCK3_OC	BUCK3_SCG
R-X	R-X	R-X	R-X	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h

表 6-56. INT_BUCK_3 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	X	Reserved
6	RESERVED	R	X	Reserved
5	RESERVED	R	X	Reserved
4	RESERVED	R	X	Reserved
3	BUCK3_UV	R/W1C	0h	BUCK3 Undervoltage Fault. Is automatically cleared upon a transition to INITIALIZE state, if corresponding *_UV_MASK bit in register INT_MASK_UV is '1' 0h = No Fault detected 1h = Fault detected
2	BUCK3_NEG_OC	R/W1C	0h	BUCK3 Negative Overcurrent Fault 0h = No Fault detected 1h = Fault detected
1	BUCK3_OC	R/W1C	0h	BUCK3 Positive Overcurrent Fault 0h = No Fault detected 1h = Fault detected
0	BUCK3_SCG	R/W1C	0h	BUCK3 Short Circuit to Ground Fault 0h = No Fault detected 1h = Fault detected

6.8.48 INT_BUCK_1_2 Register (Offset = 2Fh) [Reset = 00h]

INT_BUCK_1_2 is shown in [図 6-65](#) and described in [表 6-57](#).

Return to the [Summary Table](#).

図 6-65. INT_BUCK_1_2 Register

7	6	5	4	3	2	1	0
BUCK2_UV	BUCK2_NEG_OC	BUCK2_OC	BUCK2_SCG	BUCK1_UV	BUCK1_NEG_OC	BUCK1_OC	BUCK1_SCG
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h

表 6-57. INT_BUCK_1_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	BUCK2_UV	R/W1C	0h	BUCK2 Undervoltage Fault. Is automatically cleared upon a transition to INITIALIZE state, if corresponding *_UV_MASK bit in register INT_MASK_UV is '1' 0h = No Fault detected 1h = Fault detected
6	BUCK2_NEG_OC	R/W1C	0h	BUCK2 Negative Overcurrent Fault 0h = No Fault detected 1h = Fault detected
5	BUCK2_OC	R/W1C	0h	BUCK2 Positive Overcurrent Fault 0h = No Fault detected 1h = Fault detected
4	BUCK2_SCG	R/W1C	0h	BUCK2 Short Circuit to Ground Fault 0h = No Fault detected 1h = Fault detected
3	BUCK1_UV	R/W1C	0h	BUCK1 Undervoltage Fault. Is automatically cleared upon a transition to INITIALIZE state, if corresponding *_UV_MASK bit in register INT_MASK_UV is '1' 0h = No Fault detected 1h = Fault detected
2	BUCK1_NEG_OC	R/W1C	0h	BUCK1 Negative Overcurrent Fault 0h = No Fault detected 1h = Fault detected
1	BUCK1_OC	R/W1C	0h	BUCK1 Positive Overcurrent Fault 0h = No Fault detected 1h = Fault detected
0	BUCK1_SCG	R/W1C	0h	BUCK1 Short Circuit to Ground Fault 0h = No Fault detected 1h = Fault detected

6.8.49 INT_SYSTEM Register (Offset = 30h) [Reset = 00h]

INT_SYSTEM is shown in [図 6-66](#) and described in [表 6-58](#).

Return to the [Summary Table](#).

図 6-66. INT_SYSTEM Register

7	6	5	4	3	2	1	0
SENSOR_0_HOT	SENSOR_1_HOT	SENSOR_2_HOT	SENSOR_3_HOT	SENSOR_0_WARM	SENSOR_1_WARM	SENSOR_2_WARM	SENSOR_3_WARM
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h

表 6-58. INT_SYSTEM Register Field Descriptions

Bit	Field	Type	Reset	Description
7	SENSOR_0_HOT	R/W1C	0h	TSD Hot detection for sensor 0 0h = No Fault detected 1h = Fault detected
6	SENSOR_1_HOT	R/W1C	0h	TSD Hot detection for sensor 1 0h = No Fault detected 1h = Fault detected
5	SENSOR_2_HOT	R/W1C	0h	TSD Hot detection for sensor 2 0h = No Fault detected 1h = Fault detected
4	SENSOR_3_HOT	R/W1C	0h	TSD Hot detection for sensor 3 0h = No Fault detected 1h = Fault detected
3	SENSOR_0_WARM	R/W1C	0h	TSD Warm detection for sensor 0. Is automatically cleared upon a transition to INITIALIZE state, if corresponding *_WARM_MASK bit in register MASK_CONFIG is '1' 0h = No Fault detected 1h = Fault detected
2	SENSOR_1_WARM	R/W1C	0h	TSD Warm detection for sensor 1. Is automatically cleared upon a transition to INITIALIZE state, if corresponding *_WARM_MASK bit in register MASK_CONFIG is '1' 0h = No Fault detected 1h = Fault detected
1	SENSOR_2_WARM	R/W1C	0h	TSD Warm detection for sensor 2. Is automatically cleared upon a transition to INITIALIZE state, if corresponding *_WARM_MASK bit in register MASK_CONFIG is '1' 0h = No Fault detected 1h = Fault detected
0	SENSOR_3_WARM	R/W1C	0h	TSD Warm detection for sensor 3. Is automatically cleared upon a transition to INITIALIZE state, if corresponding *_WARM_MASK bit in register MASK_CONFIG is '1' 0h = No Fault detected 1h = Fault detected

6.8.50 INT_RV Register (Offset = 31h) [Reset = X]

INT_RV is shown in [図 6-67](#) and described in [表 6-59](#).

Return to the [Summary Table](#).

図 6-67. INT_RV Register

7	6	5	4	3	2	1	0
RESERVED	LDO4_RV	LDO3_RV	LDO2_RV	LDO1_RV	BUCK3_RV	BUCK2_RV	BUCK1_RV
R-X	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h

表 6-59. INT_RV Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	X	Reserved
6	LDO4_RV	R/W1C	0h	RV event detected on LDO4 rail during rail-turn-on, or after 4-5 ms during discharge checks prior to entering power sequence to ACTIVE state 0h = No RV detected 1h = RV detected
5	LDO3_RV	R/W1C	0h	RV event detected on LDO3 rail during rail-turn-on, or after 4-5 ms during discharge checks prior to entering power sequence to ACTIVE state 0h = No RV detected 1h = RV detected
4	LDO2_RV	R/W1C	0h	RV event detected on LDO2 rail during rail-turn-on, or after 4-5 ms during discharge checks prior to entering power sequence to ACTIVE state 0h = No RV detected 1h = RV detected
3	LDO1_RV	R/W1C	0h	RV event detected on LDO1 rail during rail-turn-on, or after 4-5 ms during discharge checks prior to entering power sequence to ACTIVE state 0h = No RV detected 1h = RV detected
2	BUCK3_RV	R/W1C	0h	RV event detected on BUCK3 rail during rail-turn-on, or after 4-5 ms during discharge checks prior to entering power sequence to ACTIVE state 0h = No RV detected 1h = RV detected
1	BUCK2_RV	R/W1C	0h	RV event detected on BUCK2 rail during rail-turn-on, or after 4-5 ms during discharge checks prior to entering power sequence to ACTIVE state 0h = No RV detected 1h = RV detected
0	BUCK1_RV	R/W1C	0h	RV event detected on BUCK1 rail during rail-turn-on, or after 4-5 ms during discharge checks prior to entering power sequence to ACTIVE state 0h = No RV detected 1h = RV detected

6.8.51 INT_TIMEOUT_RV_SD Register (Offset = 32h) [Reset = 00h]

INT_TIMEOUT_RV_SD is shown in [図 6-68](#) and described in [表 6-60](#).

Return to the [Summary Table](#).

図 6-68. INT_TIMEOUT_RV_SD Register

7	6	5	4	3	2	1	0
TIMEOUT	LDO4_RV_SD	LDO3_RV_SD	LDO2_RV_SD	LDO1_RV_SD	BUCK3_RV_SD	BUCK2_RV_SD	BUCK1_RV_SD
R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h	R/W1C-0h

表 6-60. INT_TIMEOUT_RV_SD Register Field Descriptions

Bit	Field	Type	Reset	Description
7	TIMEOUT	R/W1C	0h	Is set if ShutDown occurred due to a TimeOut while: 1. Transitioning to ACTIVE state, and one or more rails did not rise past the UV level at the end of the assigned slot (and UV on this rail is configured as a SD fault). Which rail(s) is/are indicated by the *_UV bits in the INT_* registers. 2. Transitioning to STANDBY state, and one or more rails did not fall below the SCG level at the end of the assigned slot and discharge is enabled for that rail (which rail(s) is/are indicated by the corresponding RV_SD bit(s) in this register). 0h = No SD due to TimeOut occurred 1h = SD due to TimeOut occurred
6	LDO4_RV_SD	R/W1C	0h	RV on LDO4 rail caused a shutdown during: 1. A transition to STANDBY state, this rail did not discharge at the end of the assigned slot and discharge is enabled for this rail 2. A transition to STANDBY state, RV was observed on this rail during the transition after this rail was disabled and discharge was enabled 3. A transition to ACTIVE state, RV was observed on this rail during the transition when this rail was OFF (rails are expected to be discharged before commencing the sequence to ACTIVE) 4. This rail did not discharge and therefore caused a Timeout-SD while attempting to discharge all rails at the start of a transition from STANDBY to ACTIVE (TIMEOUT bit gets also set in this case) 0h = No SD due to RV/DISCHARGE_TIMEOUT on LDO4 occurred 1h = SD due to RV/DISCHARGE_TIMEOUT on LDO4 occurred
5	LDO3_RV_SD	R/W1C	0h	RV on LDO4 rail caused a shutdown during: 1. A transition to STANDBY state, this rail did not discharge at the end of the assigned slot and discharge is enabled for this rail 2. A transition to STANDBY state, RV was observed on this rail during the transition after this rail was disabled and discharge was enabled 3. A transition to ACTIVE state, RV was observed on this rail during the transition when this rail was OFF (rails are expected to be discharged before commencing the sequence to ACTIVE) 4. This rail did not discharge and therefore caused a Timeout-SD while attempting to discharge all rails at the start of a transition from STANDBY to ACTIVE (TIMEOUT bit gets also set in this case) 0h = No SD due to RV/DISCHARGE_TIMEOUT on LDO3 occurred 1h = SD due to RV/DISCHARGE_TIMEOUT on LDO3 occurred
4	LDO2_RV_SD	R/W1C	0h	RV on LDO4 rail caused a shutdown during: 1. A transition to STANDBY state, this rail did not discharge at the end of the assigned slot and discharge is enabled for this rail 2. A transition to STANDBY state, RV was observed on this rail during the transition after this rail was disabled and discharge was enabled 3. A transition to ACTIVE state, RV was observed on this rail during the transition when this rail was OFF (rails are expected to be discharged before commencing the sequence to ACTIVE) 4. This rail did not discharge and therefore caused a Timeout-SD while attempting to discharge all rails at the start of a transition from STANDBY to ACTIVE (TIMEOUT bit gets also set in this case) 0h = No SD due to RV/DISCHARGE_TIMEOUT on LDO2 occurred 1h = SD due to RV/DISCHARGE_TIMEOUT on LDO2 occurred

表 6-60. INT_TIMEOUT_RV_SD Register Field Descriptions (続き)

Bit	Field	Type	Reset	Description
3	LDO1_RV_SD	R/W1C	0h	RV on LDO4 rail caused a shutdown during: 1. A transition to STANDBY state, this rail did not discharge at the end of the assigned slot and discharge is enabled for this rail 2. A transition to STANDBY state, RV was observed on this rail during the transition after this rail was disabled and discharge was enabled 3. A transition to ACTIVE state, RV was observed on this rail during the transition when this rail was OFF (rails are expected to be discharged before commencing the sequence to ACTIVE) 4. This rail did not discharge and therefore caused a Timeout-SD while attempting to discharge all rails at the start of a transition from STANDBY to ACTIVE (TIMEOUT bit gets also set in this case) 0h = No SD due to RV/DISCHARGE_TIMEOUT on LDO1 occurred 1h = SD due to RV/DISCHARGE_TIMEOUT on LDO1 occurred
2	BUCK3_RV_SD	R/W1C	0h	RV on LDO4 rail caused a shutdown during: 1. A transition to STANDBY state, this rail did not discharge at the end of the assigned slot and discharge is enabled for this rail 2. A transition to STANDBY state, RV was observed on this rail during the transition after this rail was disabled and discharge was enabled 3. A transition to ACTIVE state, RV was observed on this rail during the transition when this rail was OFF (rails are expected to be discharged before commencing the sequence to ACTIVE) 4. This rail did not discharge and therefore caused a Timeout-SD while attempting to discharge all rails at the start of a transition from STANDBY to ACTIVE (TIMEOUT bit gets also set in this case) 0h = No SD due to RV/DISCHARGE_TIMEOUT on BUCK3 occurred 1h = SD due to RV/DISCHARGE_TIMEOUT on BUCK3 occurred
1	BUCK2_RV_SD	R/W1C	0h	RV on LDO4 rail caused a shutdown during: 1. A transition to STANDBY state, this rail did not discharge at the end of the assigned slot and discharge is enabled for this rail 2. A transition to STANDBY state, RV was observed on this rail during the transition after this rail was disabled and discharge was enabled 3. A transition to ACTIVE state, RV was observed on this rail during the transition when this rail was OFF (rails are expected to be discharged before commencing the sequence to ACTIVE) 4. This rail did not discharge and therefore caused a Timeout-SD while attempting to discharge all rails at the start of a transition from STANDBY to ACTIVE (TIMEOUT bit gets also set in this case) 0h = No SD due to RV/DISCHARGE_TIMEOUT on BUCK2 occurred 1h = SD due to RV/DISCHARGE_TIMEOUT on BUCK2 occurred
0	BUCK1_RV_SD	R/W1C	0h	RV on LDO4 rail caused a shutdown during: 1. A transition to STANDBY state, this rail did not discharge at the end of the assigned slot and discharge is enabled for this rail 2. A transition to STANDBY state, RV was observed on this rail during the transition after this rail was disabled and discharge was enabled 3. A transition to ACTIVE state, RV was observed on this rail during the transition when this rail was OFF (rails are expected to be discharged before commencing the sequence to ACTIVE) 4. This rail did not discharge and therefore caused a Timeout-SD while attempting to discharge all rails at the start of a transition from STANDBY to ACTIVE (TIMEOUT bit gets also set in this case) 0h = No SD due to RV/DISCHARGE_TIMEOUT on BUCK1 occurred 1h = SD due to RV/DISCHARGE_TIMEOUT on BUCK1 occurred

6.8.52 INT_PB Register (Offset = 33h) [Reset = X]

INT_PB is shown in [図 6-69](#) and described in [表 6-61](#).

Return to the [Summary Table](#).

図 6-69. INT_PB Register

7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	PB_REAL_TIM E_STATUS	PB_RISING_E DGE_DETECT ED	PB_FALLING_E DGE_DETECT ED
R-X	R-X	R-X	R-X	R-X	R-1h	R/W1C-0h	R/W1C-0h

表 6-61. INT_PB Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	X	Reserved
6	RESERVED	R	X	Reserved
5	RESERVED	R	X	Reserved
4	RESERVED	R	X	Reserved
3	RESERVED	R	X	Reserved
2	PB_REAL_TIME_STATUS	R	1h	Deglitched (64-128ms) real-time status of PB pin. Valid only when EN/PB/VSENSE pin is configured as PB. 0h = Current deglitched status of PB: PRESSED 1h = Current deglitched status of PB: RELEASED
1	PB_RISING_EDGE_DETECTED	R/W1C	0h	PB was released for > deglitch period (64-128ms) since the previous time this bit was cleared. This bit when set, does assert nINT pin (if config bit MASK_INT_FOR_PB='0'). 0h = No PB-release detected 1h = PB-release detected
0	PB_FALLING_EDGE_DETECTED	R/W1C	0h	PB was pressed for > deglitch period (64-128ms) since the previous time this bit was cleared. This bit when set, does assert nINT pin (if config bit MASK_INT_FOR_PB='0'). 0h = No PB-press detected 1h = PB-press detected

6.8.53 USER_NVM_CMD_REG Register (Offset = 34h) [Reset = 00h]

USER_NVM_CMD_REG is shown in [Figure 6-70](#) and described in [Table 6-62](#).

Return to the [Summary Table](#).

Figure 6-70. USER_NVM_CMD_REG Register

7	6	5	4	3	2	1	0
NVM_VERIFY_RESULT	CUST_NVM_VERIFY_DONE	CUST_PROG_DONE	I2C_OSC_ON	USER_NVM_CMD			
R-0h	R/W1C-0h	R/W1C-0h	R-0h	R-0h			

Table 6-62. USER_NVM_CMD_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
7	NVM_VERIFY_RESULT	R	0h	After an CUST_NVM_VERIFY_CMD is executed, this bit gives the result of the operation. (1 = fail, 0 = pass). If '1', can only be cleared if a subsequent CUST_NVM_VERIFY_CMD passes. 0h = PASS 1h = FAIL
6	CUST_NVM_VERIFY_DONE	R/W1C	0h	Is set to '1' after a CUST_NVM_VERIFY_CMD is executed. Remains '1' until W1C by user. 0h = Not yet done / not in progress 1h = Done
5	CUST_PROG_DONE	R/W1C	0h	Is set to '1' after a CUST_PROG_CMD is executed. Remains '1' until W1C by user. 0h = Not yet done / not in progress 1h = Done
4	I2C_OSC_ON	R	0h	This register field is set to '1' if an EN_OSC_DIY is received. 0h = OSC not controlled via I2C 1h = OSC unconditionally ON due to I2C command EN_OSC_DIY
3-0	USER_NVM_CMD	R	0h	Commands to enter DIY programming mode and program user NVM space. Always reads as 0. 6h = DIS_OSC_DIY 7h = CUST_NVM_VERIFY_CMD 9h = EN_OSC_DIY Ah = CUST_PROG_CMD

6.8.54 POWER_UP_STATUS_REG Register (Offset = 35h) [Reset = 00h]

POWER_UP_STATUS_REG is shown in [図 6-71](#) and described in [表 6-63](#).

Return to the [Summary Table](#).

図 6-71. POWER_UP_STATUS_REG Register

7	6	5	4	3	2	1	0
POWER_UP_F ROM_FSD	POWER_UP_F ROM_EN_PB_ VSENSE	COLD_RESET_ ISSUED	STATE		RETRY_COUNT		POWER_UP_F ROM_OFF
R/W1C-0h	R/W1C-0h	R/W1C-0h	R-0h		R-0h		R/W1C-0h

表 6-63. POWER_UP_STATUS_REG Register Field Descriptions

Bit	Field	Type	Reset	Description
7	POWER_UP_FROM_FSD	R/W1C	0h	Is set if ON_REQ was triggered due to FSD 0h = No power-up via FSD detected 1h = Power-up via FSD detected
6	POWER_UP_FROM_EN_ PB_VSENSE	R/W1C	0h	Is set if ON_REQ was triggered due to EN/PB/VSENSE pin 0h = No power-up via pin detected 1h = Power-up via pin detected
5	COLD_RESET_ISSUED	R/W1C	0h	Is set if we received a COLD_RESET over pin or over I2C 0h = No COLD RESET received 1h = COLD RESET received either through pin or I2C
4-3	STATE	R	0h	Indicates the current device state 0h = Transition state 1h = INITIALIZE 2h = STANDBY 3h = ACTIVE
2-1	RETRY_COUNT	R	0h	Reads the current retry count in the state machine. If RETRY_COUNT = 3 and is not masked, device does not power up.
0	POWER_UP_FROM_OFF	R/W1C	0h	Indicates if we powered up from OFF state (POR was asserted) 0h = OFF state not entered since the previous clearing of this bit 1h = OFF state was entered since the previous clearing of this bit

6.8.55 SPARE_2 Register (Offset = 36h) [Reset = 00h]

SPARE_2 is shown in [図 6-72](#) and described in [表 6-64](#).

Return to the [Summary Table](#).

図 6-72. SPARE_2 Register

7	6	5	4	3	2	1	0
SPARE_2_1	SPARE_2_2	SPARE_2_3	SPARE_2_4	SPARE_2_5	SPARE_2_6	SPARE_2_7	SPARE_2_8
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

表 6-64. SPARE_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	SPARE_2_1	R/W	0h	Spare bit in user non-NVM space
6	SPARE_2_2	R/W	0h	Spare bit in user non-NVM space
5	SPARE_2_3	R/W	0h	Spare bit in user non-NVM space
4	SPARE_2_4	R/W	0h	Spare bit in user non-NVM space
3	SPARE_2_5	R/W	0h	Spare bit in user non-NVM space
2	SPARE_2_6	R/W	0h	Spare bit in user non-NVM space
1	SPARE_2_7	R/W	0h	Spare bit in user non-NVM space
0	SPARE_2_8	R/W	0h	Spare bit in user non-NVM space

6.8.56 SPARE_3 Register (Offset = 37h) [Reset = 00h]

SPARE_3 is shown in [図 6-73](#) and described in [表 6-65](#).

Return to the [Summary Table](#).

図 6-73. SPARE_3 Register

7	6	5	4	3	2	1	0
SPARE_3_1							
R/W-0h							

表 6-65. SPARE_3 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	SPARE_3_1	R/W	0h	Spare bit in user non-NVM space

6.8.57 FACTORY_CONFIG_2 Register (Offset = 41h) [Reset = X]

FACTORY_CONFIG_2 is shown in [図 6-74](#) and described in [表 6-66](#).

Return to the [Summary Table](#).

図 6-74. FACTORY_CONFIG_2 Register

7	6	5	4	3	2	1	0
NVM_REVISION		RESERVED		RESERVED	RESERVED	RESERVED	RESERVED
R-X		R-X		R-X	R-X	R-X	R-X

表 6-66. FACTORY_CONFIG_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-5	NVM_REVISION	R	X	Specifies the version of the NVM configuration Note: This register can be programmed only by the manufacturer. 0h = V0 1h = V1 ...
4	RESERVED	R	X	Reserved
3	RESERVED	R	X	Reserved
2	RESERVED	R	X	Reserved
1	RESERVED	R	X	Reserved
0	RESERVED	R	X	Reserved

7 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

7.1 Application Information

The following sections provide more detail on the proper utilization of the PMIC. Each orderable part number has unique default non-volatile memory (NVM) settings and the relevant Technical Reference Manual (TRM) for that orderable is available in the product folder, under Technical Documentation. Refer to these TRMs for specific application information. More generic topics and some examples are outlined here.

To help with new designs, a variety of tools and documents are available in the product folder. Some examples are:

- Evaluation module and user guide.
- GUI to communicate with the PMIC
- Schematic and layout checklist
- User's guide describing how to power specific processors and SoCs with the PMIC.
- Technical Reference Manual (TRM) describing the default register settings on each orderable.

7.2 Typical Application


The TPS6521905-Q1 PMIC contains seven regulators; 3 Buck converters and 4 Low Drop-out Regulators (LDOs). In addition to the power resources, it also integrates 3 configurable multi-function pins, 1 GPIO, 2 GPOs and I2C communication making this power management IC an ideal cost and size optimized solution to power multiple processors and SoCs. There are several considerations to take into account when designing the TPS6521905-Q1 to power a processor and peripherals. The number of regulators needed, the required sequencing, the load current requirements, and the voltage characteristics are all critical in determining the number of supply rails as well as the external components used with it. The following section provides a generic case. For specific cases, refer to the relevant user's guide and TRM based on the orderable part number.

7.2.1 Typical Application Example

In this example, a single TPS6521905-Q1 PMIC is used to power a generic processor. This power distribution network (PDN) shows a 3.3V input supply but 5V can be used as well to supply the Bucks and LDO (if not configured as bypass). To reduce power dissipation, the output from one of the PMIC Buck regulators can be used to supply the LDOs if it meets the required headroom and sequence needs. For example, Buck2 (1.8V) is used to supply LDO2 (0.85V). LDO1 is configured as bypass and assigned to supply the SD card interface. The bypass mode allows voltage change between VSET_LDO1 and 1.8V to meet the SD spec for UHS speed which requires 3.3V to initialize the card before the voltage can be lowered to 1.8V for faster rise/fall time and lower electromagnetic interference. The VSEL_SD multifunction pin can be configured to trigger the voltage change during operation. Since Buck1 is the regulator with the highest current capabilities, it was assigned to supply the CORE rail of the processor. Each of the Buck regulators have the option to be configured for high bandwidth to support higher load transients and higher total capacitance (local + point of load). Since the PMIC is being supplied by a 3.3V rail, an external load switch is used to supply the 3.3V IO domain on the processor. One of the PMIC GPOs (GPO2) is configured to be part of the power-up/power-down sequence and enables the external power-switch.

注

If an external discrete is used to supply the 3.3V IO, it must be chosen with active discharge so the voltage can be discharge after the PMIC GPO2 disables it.



7-1. Example Power Map

7.2.2 Design Requirements

The design requirements for the typical application described on this section are outlined below:

- VDD CORE rail requires 0.75 V rail with high loadtransient response.
- VDDR CORE rail requires 0.85V.
- Low noise 1.8V required to supply the analog.
- 3.3V and 1.8V required to supply processor IO domains and peripherals.

- uSD card interface requires a rail with 3.3V at startup with dynamic voltage capability to switch from 3.3V to 1.8V and support ultra-high speed (UHS)
- LPDDR4 requires a 1.1V rail.
- HDMI transmitter requires 1.2V rail.

7.2.3 Detailed Design Procedure

This section describes the design procedure for each of the power modules integrated in the TPS6521905-Q1 PMIC. Please note, most of the external component values that are mentioned in this section are based on the typical spec. For minimum and maximum values, refer to the corresponding parameter in the Specifications section.

7.2.3.1 Buck1, Buck2, Buck3 Design Procedure

Input Capacitance - Buck1, Buck2, Buck3

Each of the Buck converters require an input capacitor on the corresponding PVIN_Bx pin. The capacitor value must be selected taking into account the voltage and temperature de-rating. Due to the nature of the switching converter, a low ESR ceramic capacitor is required for best input voltage filtering. The typical recommended capacitance is 4.7 uF, 10V capacitor. Higher input capacitance can be used if the PCB size allows larger footprint.

Output Capacitance - Buck1, Buck2, Buck3

Every Buck output requires a local output capacitor to form the capacitive part of the LC output filter. Ceramic capacitor with X7 temperature coefficient are recommended. Non-automotive applications can use X6 or lower based on the operating temperature. The Buck converters have multiple switching modes and bandwidth configuration that impact the output capacitor selection. The switching mode configuration (BUCK_FF_ENABLE) is a global register field that applies to the three Buck converters and must not be changed at any point. The bandwidth selection is an independent register field for each Buck converter. Refer to the Technical Reference Manual (TRM) for the specific orderable part number to identify the NVM configuration and the corresponding output capacitance requirements. 表 7-1 shows the required minimum and maximum capacitance (after derating) for each switching mode and bandwidth configuration. DC bias voltage characteristics of ceramic capacitors, tolerance, aging and temperature effects must be considered. ESR must be 10 mΩ or lower.

表 7-1. Buck output capacitance

Switching Mode Selection	Bandwidth Selection	Spec parameter	Capacitance	
			Min	Max (Includes local + point of load)
Register Field: BUCK_FF_ENABLE	Register fields: BUCK1_BW_SEL, BUCK2_BW_SEL, BUCK3_BW_SEL			
Quasi-fixed frequency (auto-PFM or forced-PWM)	Low Bandwidth	COUT	10 uF	75 uF
	High Bandwidth	COUT_HIGH_BW	30 uF	220 uF

Inductor Selection - Buck1, Buck2, Buck3

Internal parameters for the buck converters are optimized for 0.47uH inductor. DCR must be 50 mΩ or lower. Ensure that the selected inductor is rated to support saturation current of at least 7.4A for Buck1 and 5.4A for Buck2/Buck3.

7.2.3.2 LDO1, LDO2 Design Procedure

Input Capacitance - LDO1, LDO2

LDO inputs require an input decoupling capacitor to minimize input ripple voltage. Using a typical of 2.2-μF capacitance for each LDO is recommended. Depending on the input voltage of the LDO, a 6.3 V or higher rated capacitor can be used. The same input capacitance requirements applies when the LDO is configured as LDO, bypass or "load-switch.

Output Capacitance - LDO1, LDO2

LDO outputs require an output capacitor to hold up the output voltage during a load step or changes to the input voltage. Using a 2.2- μ F local capacitance for each LDO output with ESR of 10 m Ω or less is recommended. Local capacitance must not exceed 4 μ F (after derating). This requirement excludes any capacitance seen at the load and only refers to the capacitance seen close to the device. The total capacitance (local + point of load) that each LDO can support depends on the NVM configuration. 表 7-2 shows the maximum total output capacitance allowed based on the rail configuration. Refer to the Technical Reference Manual (TRM) for the specific orderable part number to identify the LDO configuration based on the register settings and the applicable max total capacitance.

表 7-2. LDO1, LDO2 output capacitance

Register setting		LDO config	Max total capacitance (2.2 μ F local + point of load)
LDOx_LSW_CONFIG	LDOx_BYP_CONFIG		
0	0	LDO	20 μ F
0	1	Bypass	50 μ F
1	X	Load-switch	50 μ F

7.2.3.3 LDO3, LDO4 Design Procedure

Input Capacitance - LDO3, LDO4

The input supply pin for LDO3 and LDO4 require an input decoupling capacitor to minimize input ripple voltage. These two LDOs share the same input supply pin. Using a minimum of 4.7- μ F input capacitance is recommended. Depending on the input voltage of the LDO, a 6.3 V or higher rated capacitor can be used. The same input capacitance requirements applies when the LDO is configured as LDO or load-switch.

Output Capacitance - LDO3, LDO4

LDO outputs require an output capacitor to hold up the output voltage during a load step or changes to the input voltage. Using a 2.2- μ F local capacitance for each LDO output with ESR of 10 m Ω or less is recommended. Local capacitance must not exceed 4 μ F (after derating). This requirement excludes any capacitance seen at the load and only refers to the capacitance seen close to the device. The total capacitance (local + point of load) that each LDO can support depends on the NVM configuration. 表 7-3 shows the maximum total output capacitance allowed. Refer to the Technical Reference Manual (TRM) for the specific orderable part number to identify the LDO configuration based on the register settings and the applicable maximum total capacitance.

表 7-3. LDO3, LDO4 output capacitance

Register setting	LDO ramp config	Max total capacitance (2.2 μ F local + point of load)
LDOx_SLOW_PU_RAMP		
0	fast ramp	15 μ F
1	slow ramp	30 μ F

7.2.3.4 VSYS, VDD1P8

The VSYS pin provides power to the internal VDD1P8 LDO and other internal functions. This pin requires a typical of 2.2 μ F ceramic capacitor. The input capacitor can be increased without any limit for better input-voltage filtering. On a typical application, this pin is connected to the same pre-regulator that supplies the PVIN_Bx pins.

VDD1P8 in an internal reference LDO and must not have any load. This pin requires a 2.2 μ F ceramic capacitor.

7.2.3.5 Digital Signals Design Procedure

This section describes the external connections required for the digital pins. A VIO supply of 3.3V or 1.8V supply is commonly used as the voltage level for the digital signals that require an external pull-up. However, higher

voltage can be used (up to the maximum spec). The VIO supply for the digital pins on the PMIC must be the same as the IO domain for the digital signal that is connected to on the processor. 100 kΩ is the recommended pull-up resistor for EN/PB/VSENSE. Pull-up resistor for I2C pins can be calculated based on system requirements. All other digital pins can use 10 kΩ.

If GPIO, GPO1 or GPO2 is assigned to the first slot of the power-up sequence to enable an external discrete, they can be pulled up to VSYS.

The EN/PB/VSENSE pin can be driven externally to enable or disable the PMIC. However, if the application does not have an external signal dedicated to drive this pin, it can be pulled up to VSYS.


注

Driving the EN/PB/VSENSE pin with an external signal is needed to wake-up the PMIC after an I2C OFF request is sent by I2C (I2C_OFF_REQ). If an OFF request is sent by I2C and the EN/PB/VSENSE is not driven by an external signal, a power cycle on VSYS must be performed to transfer the PMIC from Initialize state to Active.

表 7-4. Digital Signals requirements


Digital Pin	External Connection
nINT	Open-drain output. Requires external pull-up.
nRSTOUT	Open-drain output. Requires external pull-up.
EN/PB/VSENSE	When configured as EN, this signal can be driven by external logic to enable or disable the PMIC. When configured as PB, this signal requires a pull-up resistor connected to the VSYS pin. Push-button is optional. When configured as VSENSE, this signal requires an external resistor divider to monitor the pre-regulator.
SDA	I2C clock signal. Requires external pull-up.
SCL	I2C data signal. Requires external pull-up.
GPIO	When configured as GPIO (for multi-PMIC), this pin shares the external pull-up resistor with the second TPS6521905-Q1 PMIC. When configured as GPO (for single PMIC), requires external pull-up.
GPO1	Open-drain general purpose output. Requires external pull-up.
GPO2	Open-drain general purpose output. Requires external pull-up.
VSEL_SD / VSEL_DDR	Input digital pin. The initial state (pull-up or pull-down) must be set before the assigned PMIC rail ramps up. For example, if this pin is used to set the voltage on LDO1, the state must be set before LDO1 powers up.
MODE / STBY	Input digital pin. The initial state (pull-up or pull-down) must be set before the power-up sequence is complete.
MODE / RESET	Input digital pin. The initial state (pull-up or pull-down) must be set before the power-up sequence is complete.

7.2.4 Application Curves




$V_{IN} = 5.0\text{ V}$ $V_{OUT} = 3.3\text{ V}$ $T_A = 25\text{ }^\circ\text{C}$
 Forced-PWM / High $I_{out} = 1\text{ A}$ $C_{OUT_total} = 57\text{ }\mu\text{F}$
 Bandwidth

図 7-2. Buck1 ramp




$V_{IN} = 5.0\text{ V}$ $V_{OUT} = 3.3\text{ V}$ $T_A = 25\text{ }^\circ\text{C}$
 Forced-PWM / High $I_{out} = 1\text{ A}$ $C_{OUT_total} = 57\text{ }\mu\text{F}$
 Bandwidth

図 7-3. Buck2 ramp




$V_{IN} = 5.0\text{ V}$ $V_{OUT} = 3.3\text{ V}$ $T_A = 25\text{ }^\circ\text{C}$
 Forced-PWM / High $I_{out} = 1\text{ A}$ $C_{OUT_total} = 57\text{ }\mu\text{F}$
 Bandwidth

図 7-4. Buck3 ramp




$V_{IN} = 5.0\text{ V}$ $V_{OUT} = 3.3\text{ V}$ $T_A = 25\text{ }^\circ\text{C}$
 LDO mode $I_{out} = 400\text{ mA}$ $C_{OUT_total} = 10\text{ }\mu\text{F}$

図 7-5. LDO1, LDO2 ramp




$V_{IN} = 5.0\text{ V}$ $V_{OUT} = 3.3\text{ V}$ $T_A = 25\text{ }^\circ\text{C}$
 LDO mode / Fast $I_{out} = 300\text{ mA}$ $C_{OUT_total} = 10\text{ }\mu\text{F}$
 ramp

図 7-6. LDO3, LDO4 Fast Ramp




$V_{IN} = 5.0\text{ V}$ $V_{OUT} = 3.3\text{ V}$ $T_A = 25\text{ }^\circ\text{C}$
 LDO mode / Slow $I_{out} = 300\text{ mA}$ $C_{OUT_total} = 10\text{ }\mu\text{F}$
 ramp

図 7-7. LDO3, LDO4 Slow Ramp




$V_{IN} = 5.0\text{ V}$ $V_{OUT} = 3.3\text{ V}$ $T_A = 25\text{ }^\circ\text{C}$
Forced-PWM / High Bandwidth no load $C_{OUT_total} = 57\text{ }\mu\text{F}$

7-8. Bucks Discharge




$V_{IN} = 5.0\text{ V}$ $V_{OUT} = 3.3\text{ V}$ $T_A = 25\text{ }^\circ\text{C}$
LDO mode no load $C_{OUT_total} = 2.2\text{ }\mu\text{F}$

7-9. LDOs Discharge



Slot#	Duration	Assigned Rail
0	1.5 ms	BUCK2
1	0 ms	
2	3 ms	LDO1 / LDO3 / LDO4 / GPO1
3	1.5 ms	
4	1.5 ms	BUCK3
5	1.5 ms	BUCK1
6	1.5 ms	LDO2
7	10 ms	
8	1.5 ms	
9	10 ms	nRSTOUT
10-15	0ms	

7-10. Configurable power-up sequence - Example



Slot#	Duration	Assigned Rail
0	10 ms	nRSTOUT / BUCK3 / LDO2
1	0 ms	
2	10 ms	BUCK1 / LDO1 / LDO3 / GPO1
3	0 ms	
4	10 ms	BUCK2 / LDO4
5-15	0 ms	

7-11. Configurable power-down sequence - Example

7.3 Power Supply Recommendations

The device is designed to operate with an input voltage supply range between 2.5 V and 5.5 V. This input supply can be generated from a single cell Li-Ion battery, two primary cells or a regulated pre-regulator. The voltage headroom required for each of the PMIC regulators must be taken into account when defining selecting the supply voltage. For example, if the Bucks require 700 mV head room and the output voltage is configured as 3.3V, then the input supply must be at least 4 V to allow sufficient headroom. The resistance of the input supply rail must be low enough that the input current transient does not cause too high drop in the device supply voltage that can cause false UVLO fault triggering. If the input supply is located more than a few inches from the device, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 47 μ F is a typical choice. When using a pre-regulator to supply the PMIC, it is recommended to select the pre-regulator without active discharge to hold the voltage at the input of the PMIC for as long as possible during a uncontrolled power-down.

注意

Sequencing and Voltage requirements: The voltage on PVIN_Bx, and PVIN_LDOx must not exceed VSYS. The Pull-up supply for the digital signals must not exceed VSYS at any point.

7.4 Layout


7.4.1 Layout Guidelines

For all switching power supplies, the layout is an important step in the design. If the layout is not carefully done, the regulators can have stability and EMI issues. Therefore, use wide and short traces for the main current path and for the power ground tracks. The input capacitors, output capacitors, and inductors must be placed as close as possible to the device. The output capacitors must have a low impedance to ground. Use multiple VIAS (at least three) directly at the ground landing pad of the capacitor. Here are some layout guidelines:

- **PVIN_Bx:** Place the input capacitor as close to the IC as allowed by the layout DRC rules. Any extra parasitic inductance between the input cap and the PVIN_Bx pin can create a voltage spike. It is recommended to have wide a short traces or polygon to help minimize trace inductance. Do not route any sensitive signals close to the input cap and the device pin as this node has high frequency switching currents. Add 3-4 vias per amp of current on the GND pads for each DCDC. If the space is limited and does not allow to place the input capacitors on the same layer as the PMIC, then place the input capacitors on the opposite layer with VIAS, close to the IC, and add a small input capacitor (0.1 μ F) on the same layer as the PMIC. This small capacitor must be placed close to the PVIN_Bx pin.
- **LX_Bx:** Place the inductor close to the PMIC without compromising the PVIN input caps and use short & wide traces or polygons to connect the pin to the inductor. Do not route any sensitive signals close to this node. The inductor must be placed in the same layer as the IC to prevent having to use VIAS in the SW node. Since the SW-node voltage swings from the input voltage to ground with very fast rise and fall times, it is the main generator of EMI. If needed, to reduce EMI, a RC snubber can be added to the SW node.
- **FB_Bx:** Route each of the FB_Bx pins as a trace to the output capacitor. Do not extend the output voltage polygon to the FB_Bx pin as this pin requires to be routed as a trace. The trace resistance from the output capacitor to the FB_Bx pin must be less than 1 Ω . The TPS6521905-Q1 does not support remote sensing so the FB_Bx pins must be connected to the local capacitor of the PMIC. Avoid routing the FB_Bx close to any noisy signals such as the switch node or under the inductor to avoid coupling. If space is constraint, FB_Bx pin can be routed through an inner layer. See example layout.
- **Bucks Cout:** The local output capacitors must be placed as close to the inductor as possible to minimize electromagnetic emissions.
- **PVIN_LDOx:** Place the input capacitor as close as possible to the PVIN_LDOx pin.
- **VLDOx:** Place the output capacitor close to the VLDOx pin. For the LDO regulators, the feedback connection is internal. Therefore, it is important to keep the PCB resistance between LDO output and target load in the range of the acceptable voltage, IR, drop for LDOs.
- **VSYS:** Connect VSYS directly to a quiet system voltage node. Place the decoupling capacitor as close as possible to the VSYS pin.

- **VDD1P8**: Place the 2.2 uF cap as close as possible to the VDD1P8 pin. This capacitor needs to be placed in the same layer as the IC. Two to Three VIAS can be used to connect the GND side of the capacitor to the GND plane of the PCB.
- **Power Pad**: The thermal pad must be connected to the PCB ground plane with a minimum of nine VIAS.
- **AGND**: Do not connect AGND to the power pad (or thermal pad). The AGND pin must be connected to the PCB ground planes through a VIA . Keep the trace from the AGND pin to the VIA short.

7.4.2 Layout Example



7-12. Example PMIC Layout

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

8.2 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

8.3 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

8.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.5 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision * (September 2023) to Revision A (June 2024)	Page
• アプリケーション一覧を更新.....	1
• Updated HBM test conditions to reflect correct spec.....	7
• Added CDM parameter for corner pins.....	7
• Updated CDM test conditions to reflect correct spec.....	7
• Updated test condition for voltage headroom on PWM, parameter 6.1.3a.....	13
• Added a note to define VIO.....	28

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS6521905WRHBRQ1	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	65219Q NVM 05	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS6521905-Q1 :

- Catalog : [TPS6521905](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS6521905WRHBRQ1	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS6521905WRHBRQ1	VQFN	RHB	32	3000	367.0	367.0	35.0

GENERIC PACKAGE VIEW

RHB 32

VQFN - 1 mm max height



5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4224745/A



4225709/C 01/2021

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RHB0032U

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:18X



SOLDER MASK DETAILS

4225709/C 01/2021

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RHB0032U

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 33:
74% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:20X

4225709/C 01/2021

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

TI は、技術データと信頼性データ（データシートを含みます）、設計リソース（リファレンス・デザインを含みます）、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated