TI Confidential - NDA Restrictions

Fully Programmable LCD Bias IC for TV with 6-Channel Gamma Buffer, Vcom Reference and Dynamic Gain

Check for Samples: [TPS65178](http://www.ti.com/product/tps65178#samples), [TPS65178A](http://www.ti.com/product/tps65178a#samples)

- **² – 3-Ch: VDD…HVDD (9-Bit) • 8.6V to 14.7V Input Voltage Range**
- **Boost Converter** V_{DD} **: 12.8V…19V (6-Bit)** $-$ **3-Ch: HV_{DD}…GND (9-Bit)**
- **Integrated Input-to-Output Isolation Switch 9-Bit V_{COM}** Reference
- **e 2-Bit V**_{COM} Gain
- **•** Selectable Dynamic Gain **Buck Converter** V_{CC} : 3.0V…3.7V (3-Bit)
-
- **• Programmable Sequencing Delays (3 ×** 3-Bit) **• Programmable** Sequencing Delays (3 **×** 3-Bit)
- **• Thermal Shutdown • Positive Charge Pump** V_{GH} **: GHELE GHELE 6 FINE**
	- **– 19V…34V for Low Temperature (4-Bit) • 48-Pin 6-mm × 6-mm QFN Package**
	- **– 17V…32V for High Temperature (4-Bit) APPLICATIONS**
- **1 Temperature Compensation for** V_{GH}
- **• LCD TVs • Negative Charge Pump ^VGL: –1.8V…–8.1V**
- **¹FEATURES • 6-Ch Gamma Buffer:**
	-
	-
	-
	-
	-
	- **•** Reset Signal With Programmable Delay Time **Buck** Converter V_{CORE} : 0.9V…2.4V (4-Bit)
		-
		-
		-

-
- **(6-Bit) • LCD Monitors**

DESCRIPTION

The TPS65178/A provides a simple and economic power supply solution for a wide variety of LCD bias applications. The device provides all supply rails needed by a TFT-LCD panel but also 6 gamma references, a supply rail for LVDS support, as well as a Vcom reference and its programmable dynamic gain. The solution is delivered in a small 6x6mm QFN package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Æ Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

SLVSAP8D –JULY 2011–REVISED JULY 2012 **www.ti.com**

STRUMENTS

[TPS65178](http://www.ti.com/product/tps65178?qgpn=tps65178) [TPS65178A](http://www.ti.com/product/tps65178a?qgpn=tps65178a)

> These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION (CONTINUED)

The TPS65178/A provides a simple and economic power supply solution for a wide variety of LCD bias applications. The device provides all supply rails needed by a TFT-LCD panel. V_{CC} , V_{CORE} and RST for the T-Con. V_{DD} and HV_{DD} for the Source Driver. V_{GH} and V_{GL} for the Gate Driver or the Level Shifter. The V_{GH} voltage can be compensated for low and high temperatures, if GIP (Gate In Panel) technology is used.The transition from one programmed V_{GH} value to another is made using an external thermistor connected to the IC. In addition, a 6-channel Gamma Buffer is integrated as well as the V_{COM} reference and programmable gain (fixed or dynamic). A V_{EPI} supply rail is also integrated. All output rails and delay times are programmable by a two-wire interface: a single BOM (Bill of Material) can cover several panel types and sizes whose desired output levels can be programmed in production and stored in a non-volatile memory embedded into the TPS65178/A. V_{CORE} , V_{EPI} and HV_{DD} are generated by synchronous buck converters which support chip inductors for an optimized solution size. The solution is delivered in a small 6x6mm QFN package.

ORDERING INFORMATION(1)

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com.](http://www.ti.com/)

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) With respect to the GND pin.

THERMAL INFORMATION

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, [SPRA953](http://www.ti.com/lit/pdf/spra953).

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

SLVSAP8D –JULY 2011–REVISED JULY 2012 **www.ti.com**

Texas
Instruments

RECOMMENDED OPERATING CONDITIONS (continued)

over operating free-air temperature range (unless otherwise noted)

ELECTRICAL CHARACTERISTICS

 $\mathsf{AV}_{\mathsf{IN}} = \mathsf{PV}_{\mathsf{INB1}} = \mathsf{PV}_{\mathsf{INB3}} = 12\mathsf{V}, \, \mathsf{V}_{\mathsf{DD}} = 16\mathsf{V}, \, \mathsf{HV}_{\mathsf{DD}} = 8\mathsf{V} \;, \, \mathsf{V}_{\mathsf{CC}} = 3.3\mathsf{V}, \, \mathsf{V}_{\mathsf{CORE}} = 1\mathsf{V}, \, \mathsf{V}_{\mathsf{EPI}} = 1.8\mathsf{V}, \, \mathsf{V}_{\mathsf{GH_IT}} = 28\mathsf{V}, \, \mathsf{V}_{\mathsf{GH_HT}} =$ $\rm V_{GL}$ = –5V, T_A = –40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted)

4 Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSAP8D&partnum=TPS65178) Feedback Copyright © 2011–2012, Texas Instruments Incorporated

ELECTRICAL CHARACTERISTICS (continued)

 $\mathsf{AV}_{\mathsf{IN}} = \mathsf{PV}_{\mathsf{INB1}} = \mathsf{PV}_{\mathsf{INB3}} = 12\mathsf{V}, \, \mathsf{V}_{\mathsf{DD}} = 16\mathsf{V}, \, \mathsf{HV}_{\mathsf{DD}} = 8\mathsf{V} \;, \, \mathsf{V}_{\mathsf{CC}} = 3.3\mathsf{V}, \, \mathsf{V}_{\mathsf{CORE}} = 1\mathsf{V}, \, \mathsf{V}_{\mathsf{EPI}} = 1.8\mathsf{V}, \, \mathsf{V}_{\mathsf{GH_IT}} = 28\mathsf{V}, \, \mathsf{V}_{\mathsf{GH_HT}} =$ $\rm V_{GL}$ = –5V, T_A = –40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted)

Copyright © 2011–2012, Texas Instruments Incorporated 5 and Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSAP8D&partnum=TPS65178) Feedback 5

SLVSAP8D –JULY 2011–REVISED JULY 2012 **www.ti.com**

TRUMENTS

EXAS

ELECTRICAL CHARACTERISTICS (continued)

 $\mathsf{AV}_{\mathsf{IN}} = \mathsf{PV}_{\mathsf{INB1}} = \mathsf{PV}_{\mathsf{INB3}} = 12\mathsf{V}, \, \mathsf{V}_{\mathsf{DD}} = 16\mathsf{V}, \, \mathsf{HV}_{\mathsf{DD}} = 8\mathsf{V} \;, \, \mathsf{V}_{\mathsf{CC}} = 3.3\mathsf{V}, \, \mathsf{V}_{\mathsf{CORE}} = 1\mathsf{V}, \, \mathsf{V}_{\mathsf{EPI}} = 1.8\mathsf{V}, \, \mathsf{V}_{\mathsf{GH_IT}} = 28\mathsf{V}, \, \mathsf{V}_{\mathsf{GH_HT}} =$ $\rm V_{GL}$ = –5V, T_A = –40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted)

(1) External pull-up resistor to be chosen so that the current flowing into RST pin when active ($V_{RST} = 0$ V) is below $V_{RST(ON)} = 1$ mA.

I ²C INTERFACE TIMING CHARACTERISTICS (1)

(1) Industry standard l^2C timing characteristics. Not tested in production.

www.ti.com SLVSAP8D –JULY 2011–REVISED JULY 2012

I ²C INTERFACE TIMING CHARACTERISTICS [\(1\)](#page-6-0) (continued)

I ²C TIMING DIAGRAMS

Figure 1. Serial Interface Timing for F/S-Mode

DEVICE INFORMATION

[TPS65178](http://www.ti.com/product/tps65178?qgpn=tps65178) [TPS65178A](http://www.ti.com/product/tps65178a?qgpn=tps65178a)

SLVSAP8D –JULY 2011–REVISED JULY 2012 **www.ti.com**

PIN FUNCTIONS

[TPS65178](http://www.ti.com/product/tps65178?qgpn=tps65178) [TPS65178A](http://www.ti.com/product/tps65178a?qgpn=tps65178a)

www.ti.com SLVSAP8D –JULY 2011–REVISED JULY 2012

TYPICAL CHARACTERISTICS

Table 1. Table of Graphs

[TPS65178](http://www.ti.com/product/tps65178?qgpn=tps65178) [TPS65178A](http://www.ti.com/product/tps65178a?qgpn=tps65178a)

[TPS65178](http://www.ti.com/product/tps65178?qgpn=tps65178) [TPS65178A](http://www.ti.com/product/tps65178a?qgpn=tps65178a)

0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34

Temperature (°C)

 $V_{\text{CC}} - 3.3$ V

G021

 $V_{EPI} - 1.8 V$

 $V_{\text{CORE}} - 1$ V

100 µs /div $M = 250$ MS/s 4.0 ms/pt **G023**

 $9 +$

 $rac{cn}{Ch3}$ -1.09 $R5 = 82 k\Omega$ $R6 = 1.5 M\Omega$

14 Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSAP8D&partnum=TPS65178) Feedback Copyright © 2011–2012, Texas Instruments Incorporated

DAC RANGE SUMMARY

All outputs are programmable using a two-wire interface.

Boost Converter (V_{DD}) Output voltage selection: programmable with I 2C **Number of bits:** 6 **Output voltage range:** 12.8V…19V **Step size:** 100 mV

Buck 1 Converter (V_{CC})

Output voltage selection: programmable with I 2C **Number of bits:** 3 **Output voltage range:** 3.0V…3.7V **Step size:** 100 mV

Buck 2 Converter (V_{CORE})

Output voltage selection: programmable with I 2C **Number of bits:** 4 **Output voltage range:** 0.9V…2.4V **Step size:** 100 mV

Buck 3 Converter (HV_{DD})

Output voltage selection: not possible (V_{DD} tracking) **Number of bits:** - **Output voltage range:** $V_{DD}/2$ **Step size:** 50 mV

Buck 4 Converter (V_{EPI})

Output voltage selection: programmable with I 2C **Number of bits:** 4 **Output voltage range:** 0.9V…2.4V **Step size:** 100 mV

Positive Charge Pump Controller (V_{GHLT} – low temperature)

Output voltage selection: programmable with I 2C **Number of bits:** 4 **Output voltage range:** 19V…34V **Step size:** 1 V

Positive Charge Pump Controller (VGL_HT - high temperature)

Output voltage selection: programmable with I 2C **Number of bits:** 4 **Output voltage range:** 17V…32V **Step size:** 1 V

Negative Charge Pump (VGL)

Output voltage selection: programmable with I 2C **Number of bits:** 4 **Output voltage range:** –1.8V…–8.1V **Step size:** 100 mV

Copyright © 2011–2012, Texas Instruments Incorporated Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSAP8D&partnum=TPS65178) Feedback 15

EXAS STRUMENTS

Gamma Buffer (VGMA1,2,3) - (VDD dependency)

Output voltage selection: programmable with I 2C **Number of bits:** 9 **Output voltage range:** $V_{DD}/2...V_{DD}$ (512 steps) **Step size:** V_{DD}/1023

Gamma Buffer (VGMA4,5,6) - (VDD dependency)

Output voltage selection: programmable with I 2C **Number of bits:** 9 **Output voltage range:** $0 \vee ... \vee_{DD}/2$ (512 steps) **Step size:** $V_{DD}/1-23$

Vcom Reference (V_{POS}) - (V_{DD} dependency)

Output voltage selection: programmable with I 2C **Number of bits:** 9 **Output voltage range:** (V_{DD}/1023)*250V ... (V_{DD}/1023)*640V (391 steps) **Step size:** V_{DD}/1023

Vcom Fixed Gain

Gain voltage selection: programmable with I 2C **Number of bits:** 2 **Gain levels:** Buffer, –1x,–2x,–3x

Vcom Dynamic Gain

Gain voltage selection: logic levels on DYN pin (driven by T-CON) **Number of bits:** 1 **Gain levels:** –2x, –4x $DYN = high: -2x$ $DYN = low: -4x$

SEQUENCING

The power-up sequence delays are programmable with a I²C. DLY1, DLY2 and DLY3 can be set per steps of 5 ms, up to 35 ms.

DLY1, 2, 3

Number of bits: 3 **Timing delay range:** 0ms…35ms (± 20% accuracy)

POWER-UP

- 1. When $AV_{IN} > 8.6$ V the device is enabled, V_L goes into regulation and the RST signal is set 'low'. The buck 1 (V_{CC}) and buck 4 (V_{EPI}) converters start up.
- 2. When PG1 and PG4 are reached, buck 2 (V_{CORF}) strarts up.
- 3. When PG2 is reached **and** DLY1 has passed, RST is released **and** the negative charge pump controller (V_{GL}) starts.
- 4. When PGN is reached and DLY2 has passed, the boost converter (V_{DD}) and the buck 3 converter (HV_{DD}) start. The Gamma Buffer outputs as well as the V_{POS} rise at a ratio metric rate of V_{DD} .
- 5. When PG is reached **and** DLY3 has passed, the positive charge pump controller (V_{GH}) starts.

POWER-DOWN

1. When V_{IN} falls down below the UVLO threshold, all blocks are disabled and discharge at a rate driven by the output load and the output capacitors.

DETAILED DESCRIPTION

BOOST CONVERTER (V_{DD})

The non-synchronous boost converter uses a current mode topology and operates at a fixed frequency of 600 kHz. A typical application circuit is shown in [Figure](#page-30-0) 30. The external compensation allows designers to optimize the performance for individual applications, and is easily implemented by connecting a suitable capacitor/resistor network between the COMP pin and AGND (see design procedure section for more details).

Enable Signal (DLY2)

The boost converter is enabled when the power good signal from the negative charge pump controller (V_{GI}) is asserted and the programmed DLY2 has passed (see the Appendix section to set DLY2 timing).

Boost Converter Operation

The boost operates either in continuous conduction mode (CCM) or discontinuous conduction mode (DCM), depending on the load current. The switch node waveforms for CCM and DCM operation are shown in [Figure](#page-10-0) 4 and [Figure](#page-10-1) 5. Note that the ringing seen during DCM operation (at light load) occurs because of parasitic capacitance in the PCB layout and is normal for DCM operation. There is very little energy contained in the ringing waveform and it does not significantly affect EMI performance.

Startup (Boost Converter)

The startup of the boost converter block operates in two steps:

1. **Input-to-output isolation switch (IsoFET)**

As soon as the internal enable signal of the boost converter is activated, the isolation switch is slowly turned on, ramping up smoothly the current flowing from V_{IN} into the output capacitors. The startup current is limited to 200 mA typically until $V_{SWO} > 3.5$ V (short-circuit condition), and increases linearly with the output voltage. Once V_{SWO} gets close to V_{SWI} , the isolation switch is fully turned on and the boost converter starts switching. The soft-start function is also enabled.

2. **Soft-start (SS)**

To minimize the inrush current during start-up an external capacitor connected to the soft-start pin SS is used to slowly ramp up the internal current limit of the boost converter. It is charged with a constant current of typically 10 µA. The inductor peak current limit is proportional to the SS voltage and the maximum load current is available after the soft-start is completed (V_{SS} = 0.8 V) or V_{DD} has reached its Power Good value (90% of its nominal voltage). The larger the SS capacitor, the slower the ramp of the current limit and the longer the soft-start time. A 100-nF capacitor is usually sufficient for most applications. When V_{IN} decreases below the undervoltage lockout threshold, the soft-start capacitor is discharged to ground.

Protections (Boost Converter)

The boost converter is protected against potentially damaging conditions such as overvoltage and short circuits.

1. **Short-Circuit Protection**

The boost converter integrates a short-circuit protection circuit to prevent the inductor or the rectifier diode from overheating when the output rail is shorted to GND. If the boost output is shorted to GND and the voltage on SWO drops below V_{IN} - 0.5 V, the boost converter shuts down and the input-to-output isolation is turned-off. Only when the SWO voltage drops below 2 V typically, the switch turns on again and limits the current to 200 mA typically (start-up behavior). The soft-start capacitor is also discharged to ground.

2. **Overvoltage Protection**

The boost converter integrates an overvoltage protection. If the output voltage V_{DD} exceeds the OVP threshold of 20.3 V typically , the boost converter stops switching. The output voltage will drop down by the hysteresis and the boost converter will autonomously recover and switch again.

NOTE

The boost converter stops switching while the positive charge pump is in a short circuit condition. This condition is not latched and the boost converter autonomously resumes normal operation once the short circuit condition has been removed from the positive charge pump.

Setting the Output Voltage V_{DD}

The output voltage of the boost converter is programmable via a two-wire interface between 12.8 V and 19 V with a 6-bit resolution. See the Appendix section to set the V_{DD} voltage.

Boost Converter Design Procedure

The first step in the design procedure is to verify whether the maximum possible output current of the boost converter supports the specific application requirements. A simple approach is to estimate the converter efficiency, by taking the efficiency number from the provided efficiency curves at the application's maximum load or to use a worst case assumption for the expected efficiency, e.g., 85%.

1. Duty Cycle:
$$
D = 1 - \frac{V_{IN_min} \times \eta}{V_S}
$$

2. Inductor ripple current:
$$
\Delta I_L = \frac{V_{IN_min} \times D}{f_{OSC} \times L}
$$

- 3. Maximum output current: $I_{\text{OUT_max}} = \left(I_{\text{LIM_min}} \frac{\Delta I_{\text{L}}}{2}\right) \times (1 D)$
- $I_{SWPEAK} = \frac{I_{OUT}}{I} + \frac{\Delta I_{L}}{I}$ 4. Peak switch current of the application: $I_{SWPEAK} = \frac{0.01}{1 - D} + \frac{24}{2}$

 η = Estimated boost converter efficiency (use the number from the efficiency plots or 85% as an estimation) f_{OSC} = Boost converter switching frequency (600 kHz)

L = Selected inductor value for the boost converter (see the Inductor Selection section)

 I_{SWPEAK} = Boost converter switch current at the desired output current (must be < I_{LIM} min = 3.5 A)

 ΔI_{\parallel} = Inductor peak-to-peak ripple current

The peak switch current is the current that the integrated switch, the inductor and the external Schottky diode have to be able to handle. The calculation must be done for the minimum input voltage where the peak switch current is highest.

Inductor Selection (Boost Converter)

Saturation current: the inductor must handle the maximum peak current (I_{L_SAT} > I_{SWPEAK} , or I_{L_SAT} > I_{LIM_max} as conservative approach)

DC Resistance: the lower the DCR, the lower the losses

Inductor value: with a fixed frequency of 600 kHz, the recommended values are 10 μ H \leq L \leq 22 μ H. The boost converter is optimized to work with 10 µH. The higher the inductor value, the lower the inductor ripple and output voltage ripple but the slower the transient response.

Copyright © 2011–2012, Texas Instruments Incorporated Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSAP8D&partnum=TPS65178) Feedback 19

EXAS **NSTRUMENTS**

SLVSAP8D –JULY 2011–REVISED JULY 2012 **www.ti.com**

Rectifier Diode Selection (Boost Converter)

Diode type: Schottky type for better efficiency

Reverse voltage: V_R of the diode must block V_{OVP} voltage (20 V recommended)

Forward current: the diode's averaged rectified forward current I_F must handle the output current since $I_F = I_{\text{OUT}}$ (2A recommended as conservative approach, 1A sufficient for lower output current).

Thermal characteristics: the diode must be chosen so that it can dissipate the power ($P_D = I_F \times V_F$, 500 mW should be sufficient for most of the applications)

PART NUMBER	V_R / I_{AVG}	Vշ	R_{θ JA	SIZE	COMPONENT SUPPLIER
MBRS320	20V / 3A	$0.44V$ at 3A	46° C/W	SMC	International Rectifier
SL22	20V / 2A	$0.44V$ at 2A	75°C/W	SMB	Vishay Semiconductor
SS22	20V / 2A	$0.50V$ at 2A	75°C/W	SMB	Fairchild Semiconductor

Table 3. Rectifier Diode Selection Boost / Buck 1

Compensation (COMP)

The regulation loop can be compensated by adjusting the external components connected to the COMP pin. The COMP pin is the output of the internal transconductance error amplifier. The compensation capacitor will adjust the low frequency gain and the resistor value will adjust the high frequency gain. Lower output voltages require a higher gain and therefore a lower compensation capacitor value. A good start, that will work for the majority of the applications is R_{COMP} = 33 kΩ and C_{COMP} = 1 nF. In the case where a 22 uH inductor is used, R_{COMP} = 22 kΩ and C_{COMP} = 1 nF are recommended.

Input Capacitor Selection

For good input voltage filtering low ESR ceramic capacitors are recommended. TPS65178/A has an analog input AVIN. A 1-µF bypass capacitor is required as close as possible from AVIN to GND.

Two 10-µF (or one 22-µF) ceramic input capacitors are sufficient for most applications. For better input voltage filtering this value can be increased. Refer to the Recommended Operation Conditions table, [Table](#page-19-0) 4 and the Typical Application section for input capacitor recommendations.

Output Capacitor Selection

For best output voltage filtering a low ESR output capacitor is recommended. Typically, four 10-µF (or two 22-µF) ceramic output capacitors work for most of the applications. Higher capacitor values can be used to improve the load transient response. A 10 µF capacitor is also required between the rectifier diode and the SWI pin (Refer to the Recommended Operation Conditions table, [Table](#page-19-0) 4 and the Typical Application section for output capacitor recommendations).

Table 4. Input and Output Capacitor Selection Boost / Buck 1

To calculate the output voltage ripple, the following equations can be used:

$$
\Delta V_C = \frac{V_{DD} - V_{IN}}{V_{DD} \times f_{OSC}} \times \frac{I_{OUT}}{C_{OUT}} \qquad \Delta V_{C_ESR} = I_{SWPEAK} \times R
$$

$$
C = \frac{V_{DD} - V_{IN}}{V_{DD} \times f_{OSC}} \times \frac{10UT}{C_{OUT}} \qquad \Delta V_{C_ESR} = I_{SWPEAK} \times R_{C_ESR}
$$
 (1)

 ΔV_C _{ESR} can be neglected in many cases since ceramic capacitors provide very low ESR.

BUCK 1 CONVERTER (V_{CC})

The buck 1 converter (step-down) used in TPS65178/A is a non-synchronous type current mode control that runs at a fixed frequency of 600kHz. The converter features integrated soft-start, bootstrap, and compensation circuits to minimize external component count.

Enable Signal (UVLO)

The buck 1 converter is enabled when the VIN voltage exceeds the UVLO threshold of 8.3 V typically.

Buck 1 Converter Operation

The buck 1 operates in either continuous conduction mode (CCM) or discontinuous conduction mode (DCM), depending on the load current. The switch node waveforms for CCM and DCM operation are shown in [Figure](#page-10-0) 4 and [Figure](#page-10-1) 5. Note that the ringing seen during DCM operation (at light load) occurs because of parasitic capacitance in the PCB layout and is normal for DCM operation. There is very little energy contained in the ringing waveform and it does not significantly affect EMI performance.

The buck 1 converter uses a *skip* mode to regulate V_{CC} at very low load currents. This mode allows the converter to maintain its output at the required voltage while still meeting the requirement of a *minimum on time*. During skip mode, the buck 1 converter switches for a few cycles, then stops switching for a few cycles, and then starts switching again and so on, for as long as the output current is below the skip mode threshold. Output voltage ripple can be a little higher during skip mode.

Startup and Short Circuit Protection (Buck 1 Converter)

The buck 1 converter is limiting its switching frequency when its output voltage V_{CC} is below a certain threshold $(f_{SWB1} = 1/4 \times$ fosc for V_{FB} internal < 400mV and $f_{SWB1} = \frac{1}{2} \times$ fosc for V_{FB} internal < 800mV - with $V_{REF} = 1.24$ V). This feature avoids run away of the inductor in case of short circuit and helps smoothing the buck converter startup as well.

Setting the Output Voltage V_{CC}

The output voltage of the buck 1 converter is programmable via a two-wire interface between 3.0 V and 3.7 V with a 3-bit resolution. See the Appendix section to set the V_{CC} voltage.

Buck 1 Converter Design Procedure

1. Duty Cycle:
$$
D = \frac{V_{CC}}{V_{IN} \times \eta}
$$

2. Inductor ripple current:
$$
\Delta I_L = \frac{(V_{IN_max} - V_{CC}) \times D}{f_{OSC} \times L}
$$

- $I_{\text{CC_max}} = I_{\text{LIM_min}} \frac{\Delta I_{\text{L}}}{2}$ 3. Maximum output current: $l_{\text{CC max}} = l_{\text{HM min}} - l_{\text{C}}$
- $I_{\text{SWPEAK}} = I_{\text{CC_max}} + \frac{\Delta I_L}{2}$ 4. Peak switch current:

η = Estimated buck 1 converter efficiency (use the number from the efficiency plots or 85% as an estimation) f_{OSC} = Buck 1 converter switching frequency (600 kHz)

 $L =$ Selected inductor value for the boost converter (see the Inductor Selection section)

 I_{SWPEAK} = Buck 1 converter switch current (must be < $I_{LIM,min}$ = 2.6 A)

 ΔI_L = Inductor peak-to-peak ripple current

Inductor Selection (Buck 1 Converter)

Refer to the boost converter Inductor Selection.

Inductor value: as for the boost converter, the buck 1 converter is designed to work with an inductor range as 10 μ H ≤ L ≤ 22 μ H. The buck 1 converter is optimized to work with 10 μ H.

Copyright © 2011–2012, Texas Instruments Incorporated Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSAP8D&partnum=TPS65178) Feedback 21

Texas **NSTRUMENTS**

Rectifier Diode Selection (Buck 1 Converter)

Refer to the boost converter rectifier Diode Rectifier Selection.

Input Capacitor Selection (Buck 1 Converter)

Two 10-µF (or one 22-µF) ceramic input capacitor is sufficient for most of the applications. For better input voltage filtering this value can be increased. Refer to the Recommended Operation Conditions table, [Table](#page-19-0) 4 and the Typical Application section for input capacitor recommendations.

Output Capacitor Selection (Buck 1 Converter)

For best output voltage filtering a low ESR output capacitor is recommended. Typically, four 10-µF (or two 22-µF) ceramic output capacitors work for most of the applications. Higher capacitor values can be used to improve the load transient response. Refer to the Recommended Operation Conditions table, [Table](#page-19-0) 4 and the Typical Application section for input capacitor recommendations.

BUCK 2 & 4 CONVERTER (VCORE & VEPI)

The TPS65178/A integrates two synchronous buck converters (step-down) 2 and 4 that include a unique hysteric PWM controller scheme which enables switching frequencies over 3MHz, excellent transient and ac load regulation as well as operation with tiny and cost competitive external components like chip inductors. The TPS65178/A's buck 2 and 4 converters offer adjustable output voltage down to 0.9 V, ideal to support the most recent timing controllers and panel interfaces. The internal switch current limit of 1.1 A minimum supports output currents of up to 1 A for the buck 2 and a lower limit to support current up to 400 mA for the buck 4. .

Enable Signal (UVLO & Power Good)

The buck 4 converter is enabled together with the buck 1 converter when the VIN voltage exceeds the UVLO threshold of 8.3 V typically. The buck 2 converter is enabled with the power good signals of the buck 2 and 4.

Buck 2 & 4 Converter Operation

The converters operate in a hysteretic mode. The high side transistor (PMOS) remains turned on until a minimum on time of $t_{ON min}$ expires and the output voltage trips the threshold of the error comparator or the inductor current reaches the high side switch current limit. Once the high side switch turns off, the low side switch rectifier is turned on and the inductor current ramps down. As the output voltage falls below the threshold of the error comparator, a switch pulse is initiated and the high side switch is turned on again. If the inductor current falls down to zero, will continue operating with $t_{ON min}$ and $t_{OFF min}$ in order to maintain the proper output voltage.

Startup and Short Circuit Protection (Buck 2 & 4 Converters)

The buck 4 converter tracks the buck 1 converter output voltage during startup until it has reached its programmed value. The buck 2 converter starts operation after the Power Good signals of buck 1 and 4 converters have been asserted. In the event of a short circuit, the converters will operate with maximum duty cycle and the output current will be limited by the internal current limit.

Startup Sequence (Buck 1, 2 & 4)

As the buck 1 supplies the inputs of buck 2 and buck 4 via the OUT1 pin, it is not possible to have V_{CORE} or V_{EP} exceeding their input voltage V_{CC} . Buck 4 and buck 1 start simultaneously and buck 4 operates with maximum duty cycle during startup (it behaves as a LDO) until V_{FPI} has reached its programmed value. Buck 2 will only start when buck 1 and buck 4 Power Good signals have been asserted by reaching their target values.

The startup durations depending on output load, output capacitance, inductor value, input voltage and output voltage, a typical example can be seen on [Figure](#page-13-1) 25 (refer to the typical application conditions on [Figure](#page-30-0) 30 for the external components used - no output load on this measurement).

Buck 2 or Buck 4 Not used

In the case where buck 2/4 are not used (one or both of them), the following connections need to be made: $OUT2/4 = OUT1$ and $SWB2/4 = PGND2/4 = N.C.$ This will ensure that both converters will generate their Power Good signal allowing the rest of the sequencing to happen (RST and Negative Charge Pump).

Setting the Output Voltage V_{CORE} & V_{EPI}

The output voltages of the buck 2 and 4 converters are programmable via a two-wire interface between 0.9 V and 2.4 V with a 4-bit resolution. See the Appendix section to set the V_{CORE} voltage.

Buck 2 and 4 Converter Design Procedure

 V_{EPI} output voltage can be calculated using the following equations by replacing V_{CORE} values.

1. Duty Cycle:
$$
D = \frac{V_{CORE}}{V_{CC} \times \eta}
$$

- $\Delta I_{L} = \frac{V_{CC} V_{CORE}}{L} \times t_{ON} = \frac{V_{CC} V_{CORE}}{L \times f} \times D$ 2. Inductor ripple current: $\Delta I_L = \frac{V_{CC} - V_{CORE}}{L} \times t_{ON} = \frac{V_{CC} - V_{CORE}}{L \times f} \times$
- I_{CORE} max = I_{LIM} min $\frac{\Delta I_{\text{L}}}{\Delta}$ 2 3. Maximum output current: $I_{\text{CORE max}} = I_{\text{LIM min}} -$

 $I_{\text{SWPEAK}} = I_{\text{CORE}}$ max + $\frac{\Delta I_{\text{L}}}{\Delta}$ 4. Peak switch current: $I_{SWPEAK} = I_{CORE_max} + \frac{24}{2}$

 η = Estimated buck 2 converter efficiency (use the number from the efficiency plots or 80% as an estimation)

$$
f_{\text{SW2}} = \frac{V_{\text{CORE}} \times (1-D)}{0.37e^{-6}}
$$

 $f =$ Buck 2 converter switching frequency L = Selected inductor value for the buck 2 converter (see the Inductor Selection section)

 I_{SWPEAK} = Buck 2 converter switch current (must be \lt $I_{LIM,min}$ = 1.1 A)

 ΔI_L = Inductor peak-to-peak ripple current

The peak switch current is the steady state current that the integrated switches and the inductor have to be able to handle.

Inductor Selection (Buck 2 & 4 Converter)

Refer to the boost converter inductor selection.

Inductor value: the buck 2 and 4 converters are designed to work with small inductors in the following range: 1.0 μ H \leq L \leq 2.2 μ H. The buck 2 and 4 converters are optimized to work with 2.2 μ H.

(µH)	SUPPLIER	COMPONENT CODE	SIZE (LxWxH mm)	DCR TYP $(m\Omega)$	I_{SAT} (A)
2.2	Murata	LOM21PN2R2	$2 \times 1.2 \times 0.55$	340	0.6
2.2	FDK	MPSZ2012D2R2	$2 \times 1.2 \times 1$	230	0.7
1.0	FDK	MIPSZ2012D1R0	$2 \times 1.2 \times 1$	90	1.1
2.2	Murata	LQM2HPN2R2MG0	$2.5 \times 2 \times 1$	80	1.3
1.0	Murata	LQM2HPN1R0MG0	$2.5 \times 2 \times 1$	90	1.5

Table 5. Inductor Selection Buck 2 and 4 (Chip Inductors)

Input Capacitor Selection

Because of the nature of the buck 2 and 4 converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes. For most applications a minimum of 1 µF ceramic capacitor is recommended. The input capacitor connected as close as possible to the IC on OUT1 pin can be increased without any limit for better input voltage filtering. Refer to [Table](#page-23-0) 6 for the selection of the filtering capacitors.

Output Capacitor Selection

The unique hysteric PWM control scheme of the TPS65178/A's buck 2 converter allows the use of tiny ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. Refer to [Table](#page-23-0) 6 for the selection of the output capacitors.

Copyright © 2011–2012, Texas Instruments Incorporated Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSAP8D&partnum=TPS65178) Feedback 23

STRUMENTS

Table 6. Input and Output Capacitor Selection Buck 2 and 4

Note: If the buck 2 or 4 are not used, OUT2 (pin 5) or OUT4 (pin 1) must be connected to OUT1 (pin 4) for proper startup.

BUCK 3 CONVERTER (HV_{DD})

The TPS65178/A integrates also a synchronous buck 3 (step-down) converter that uses a PWM able to sink and source current up to 500 mA.

Enable Signal (DLY2)

The buck 3 converter is enabled together with the boost converter when the power good of the negative charge pump (VGL) is asserted and that the DLY2 has passed. See the Appendix section to set the DLY2 timing.

Startup and Short Circuit Protection (Buck 3 Converter)

The buck 3 converter output voltage tracks the boost converter output voltage at a ratio metric pace during startup. To prevent Source Driver damages, the TPS65178/A implements a protection feature that disables both the boost (V_{DD}) and the buck 3 (HV_{DD}) converters when short-circuits or over voltages occur on one of the two converters. The converters will autonomously recover after the failure has gone.

Setting the output voltage HVDD

The output voltage of the buck 3 converter is programmable via a two-wire interface between 6.4 V and 9.55 V with a 6-bit resolution. See the Appendix section to set the HV_{DD} voltage.

Buck 3 Converter Design Procedure

1. Duty Cycle:
$$
D = \frac{HV_{DD}}{V_{IN} \times \eta}
$$

- *e* -6 Δl_L = $\frac{1.85}{L}$ 2. Inductor ripple current:
- $I_{HVDD \; max} = I_{LIM \; min} \frac{\Delta I_L}{\Delta}$ 2 3. Maximum output current: $I_{HVDD \, max} = I_{LIM \, min}$ -
- $I_{\text{SWPEAK}} = I_{\text{HVDD max}} + \frac{\Delta I_{\text{L}}}{2}$ 4. Peak switch current: $I_{SWPEAK} = I_{HVDD_max} + \frac{2I_{H}}{2}$

 η = Estimated buck 3 converter efficiency (use the number from the efficiency plots or 80% as an estimation)

$$
f_{SW3} = \frac{HV_{DD} \times (1-D)}{1.85e^{-6}}
$$

 $f =$ Buck 3 converter switching frequency

L = Selected inductor value for the buck 3 converter (in μ H – for value see the *Inductor Selection* section)

 I_{SWPFAK} = Buck 3 converter switch current (must be < $I_{LIM,min}$ = 0.8 A)

 ΔI_L = Inductor peak-to-peak ripple current

The peak switch current is the steady state current that the integrated switches and the inductor have to be able to handle.

Inductor Selection (Buck 3 Converter)

Refer to the boost converter *Inductor Selection* section, for more details.

Inductor value: the buck 3 converter is designed to work with small inductors in the following range: 4.7μ H \leq L \leq 10 µH. The buck 3 converter is optimized to work with 6.8 µH.

Table 7. Inductor Selection Buck 3 (Chip Inductors)

Input Capacitor Selection

Typically, one 10-µF ceramic capacitor on PVINB3 pin is recommended. For better input voltage filtering this value can be increased. Refer to the Recommended Operation Conditions table, [Table](#page-19-0) 4 and the Typical Application section for input capacitor recommendations.

Output Capacitor Selection

Typically, one 10-µF ceramic output capacitor works for most of the applications. Refer to the Recommended Operation Conditions table, [Table](#page-19-0) 4 and the Typical Application section for output capacitor recommendations.

POSITIVE CHARGE PUMP CONTROLLER (VGH) and TEMPERATURE COMPENSATION

The positive charge pump (CPP) flying capacitor is driven from SWP pin with an intergated 50% duty cycle pushpull stage. The regulation is achieved using an external PNP transistor controlled by the CTRLP pin. The TPS65178/A also includes a temperature compensation feature that controls the output voltage depending on the temperature sense by an external Negative Thermistor (NTC).

Enable Signal (DLY3)

The positive charge pump controller as well as the push-pull stage on SWP pin are enabled when the boost and buck 3 converters' power good signals are asserted and that the DLY3 has passed. See the Appendix section to set the DLY3 timing.

Positive Charge Pump Controller Operation

During normal operation, the TPS65178/A is able to provide up to 1.5 mA of base current typically and is designed to work best with transistors whose DC gain (hFE) is between 100 and 300. The charge pump is protected against short-circuits on its output, which are detected for voltages below 1 V. During short-circuit mode, the base current available from the CTRLP pin is limited to 60 µA typically. Note that if a short-circuit is detected during normal operation, the boost converter switching activity is also halted until V_{GH} is above 1 V. Typical application circuits are shown in [Figure](#page-24-0) 27.

Figure 27. Positive Charge Pump Application Circuits

Texas **NSTRUMENTS**

Positive Charge Pump Design Procedure

The regulation of the positive charge pump (CPP) can be done either on the input (transistor placed between V_{DD} and the diode) or on the output. For better regulation and fewer interactions between the boost converter and the CPP controller, it is recommended to place the transistor on the output. During startup, the inrush current is limited by the SWP push-pull stage that limits the current to 300 mA typically. For proper operation, it is recommended to have a headroom $(2xV_{DD} - 2xV_{DIODE} - V_{GH})$ of 1 V minimum.

Diodes selection (CPP)

Small-signal diodes can be used for most low current applications (<50mA) and higher rated diodes for higher power applications. The average current through the diode is equal to the output current, so that the power dissipated in the diode is given by: $P_D = I_{GH} \times V_F$

The peak current through the diode occurs during start-up for a few cycles may reach the current limit of the push-pull stage (500 mA max.). However, this condition typically lasts for < 1 ms and can be tolerated by many diodes whose repetitive current rating is much lower. The diodes' reverse voltage rating should be equal to $2 \times V_{DD}$.

Table 8. Positive Charge Pump Diode Selection

Capacitors Selection (CPP)

Flying capacitors

A flying capacitor in the range 100 nF to 1 μ F is suitable for most applications. Larger values experience a smaller voltage drop by the end of each switching cycle, and allow higher output voltages and/or currents to be achieved. Smaller values tend to be physically smaller and a bit cheaper. For best performance, it is recommended to include a resistor of a few ohms (1 Ω is a good value to start with) in series with the flying capacitor to limited peak currents occurring at the instant of switching.

Storage capacitors

For lowest output voltage ripple, low-ESR ceramic capacitors are recommended. The actual value is not critical and 1 μ F to 10 μ F is suitable for most applications. Larger capacitors provide better performance in applications where large load transient currents are present.

Transistor placed on the input ([Figure](#page-24-0) 27)

A collector capacitor is required. A range of 100 nF to 1µF is suitable for most applications. Larger values are more suitable for high current applications but can affect stability if they are too big.

Transistor placed on the output [\(Figure](#page-24-0) 27)

An emitter capacitor is required. A range of 1μ F to 10 μ F is suitable for most applications. A smaller ratio between the emitter capacitor and the output capacitor is better for startup reason. A combination of C_{OUT} = 4.7 μ F, C_{FLY} = 220 nF, (and C_{EMITTER} = 4.7 μ F) is a good starting point for most applications (the final values can be optimized on a case-by-case basis if necessary).

Selecting the PNP Transistor (CPP)

The PNP transistor used to regulate VGH should have a DC gain (h_{FE}) of at least 100 when its collector current is equal to the charge pump's output current. The transistor should also be able to withstand voltages up to $2 \times V_{\text{DD}}$ across its collector-emitter (V_{CF}) – in the case where the CPP operates in doubler mode.

The transistor must be able to dissipate this power without its junction becoming too hot. Note that the ability to dissipate power depends heavily on adequate PCB thermal design. The power dissipated in the transistor is given by the following equation:

The transistor must be able to dissipate this power without its junction becoming too hot. Note that the ability to dissipate power depends heavily on adequate PCB thermal design. The power dissipated in the transistor is given by the following equation:

(2)

$$
P_{Q} = \left[(2 \times V_{DD}) - (2 \times V_{F}) - V_{GH} \right] \times I_{GH}
$$

 I_{GH} = Mean output current on V_{GH} V_F = Diode forward voltage

A pull-up resistor is also required between the transistor's base and emitter. The value of this resistor is not critical, but it should be large enough not to divert significant current away from the base of the transistor. A value of 100 kΩ is suitable for most applications.

Positive Charge Pump Protection

The TPS65178/A contains a circuit to protect the CPP against short circuits on its output. A short circuit condition is detected as long as the VGH voltage is below 1 V. The base current is then limited to 55 µA typically.

Temperature Compensation

By connecting a fixed-value thermistor between [TCOMP and GND] and a fixed-value pull-up resistor between [VL and TCOMP], the V_{GH} voltage will vary from a given V_{GH_LT} voltage below a pre-defined (by external resistors) 'low' temperature to a lower voltage defined by V_{GH_HT} for 'high' temperatures (also set by the same external resistors). The user has to provide V_{GHLT} and V_{GHHT} . The temperatures can be adjusted using the external resistors.

NOTE

The internal temperature compensation system is made to work only with 47 kΩ NTC part number **NCP18WB473F10RB** only (see the Appendix section).

Setting the output voltage V_{GHLT} and V_{GHHT}

The output voltage of the positive charge pump is programmable via a two-wire interface between 19 V and 34 V with a 4-bit resolution for V_{GHLT} , and between 17 V and 32 V with a 4-bit resolution for V_{GHHT} . See the Appendix section to set the V_{GHLT} and V_{GHHT} voltage.

NOTE

In the case where $V_{GH_LT} \leq V_{GH_HT}$, whatever the temperature is, the output voltage will be V_{GHHH}

NEGATIVE CHARGE PUMP (VGL)

The negative charge pump (CPN) flying capacitor is driven from SWN pin with an intergated 50% duty cycle push-pull stage. The regulation is achieved using an external NPN transistor controlled by the CTRLN pin. The IC is optimized for use with transistors having a DC gain (h_{FE}) in the range 100 to 300; however, it is possible to use transistors outside this range, depending on the application requirements. A typical application circuit is shown in [Figure](#page-27-0) 28.

Copyright © 2011–2012, Texas Instruments Incorporated Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSAP8D&partnum=TPS65178) Feedback 27

Figure 28. Negative Charge Pump Application Circuit

Enable Signal (DLY1)

The negative charge pump controller as well as the push-pull stage on SWN pin are enabled when the buck 2 converters' power good signal is asserted and that the DLY1 has passed. See the Appendix section to set the DLY1 timing.

Setting the output voltage VGL

The output voltage of the negative charge pump is programmable via a two-wire interface between –1.8 V and –8.1 V with a 6-bit resolution. See the Appendix section to set the V_{GL} voltage.

Negative Charge Pump Design Procedure

Diodes Selection (CPN)

As for the CPP, the CPN's diodes need to handle the following power: $P_D = I_{GL} \times V_F$. See [Table](#page-19-1) 3 for diode selection.

Capacitors selection (CPN)

See the Capacitors selection (CPP) section for more detail.

A combination of $C_{\text{OUT}} = 4.7 \mu\text{F}$, $C_{\text{FLY}} = 100 \text{ nF}$, and $C_{\text{COLLECTOR}} = 100 \text{ nF}$ is a good starting point for most applications (the final values can be optimized on a case-by-case basis if necessary).

Selecting the NPN Transistor (CPN)

The NPN transistor used to regulate V_{GL} should have a DC gain (h_{FE}) of at least 100 when its collector current is equal to the charge pump's output current. The transistor should also be able to withstand voltages up to V_{IN} across its collector-emitter (V_{CF}) .

The transistor must be able to dissipate this power without its junction becoming too hot. Note that the ability to dissipate power depends heavily on adequate PCB thermal design. The power dissipated in the transistor is given by the following equation:

$$
P_Q = \left\lceil V_{IN} - (2 \times V_F) - |V_{GL}| \right\rceil \times I_{GL}
$$

 I_{GL} = Mean output current on V_{GL}

 V_F = Diode forward voltage

A pull-down resistor is also required between the transistor's base and emitter. The value of this resistor is not critical, but it should be large enough not to divert significant current away from the base of the transistor. A value of 100 kΩ is suitable for most applications

Negative Charge Pump Protection

The TPS65178/A contains a circuit to protect the CPN against short circuits on its output. A short circuit condition is detected as long as V_{GL} remains above -0.7 V. The base current is then limited to 320 µA typically.

(3)

P-VCOM VOLTAGE AND GAIN (V_{POS} **)**

The TPS65178/A integrates a P-Vcom block that allows to set the non-inverting input voltage reference as well as the gain of an external operational amplifier (Op-Amp).

Enable Signal (DLY2)

The P-Vcom is powered by the boost converter and starts operating after the DLY2 has passed. See the Appendix section to set the DLY2 timing.

Setting the non-inverting Vcom voltage V_{POS}

The V_{POS} voltage generated on POS pin (45) is programmable via a two-wire interface with a 9-bit resolution between 250*V_{DD}/1023 and 640*V_{DD}/1023. See the *Appendix* section to set the V_{POS} voltage.

Setting the Vcom gain

A fixed gain option is selectable between via a two-wire interface between Buffer Mode, -1x amplification, -2x and -3x (addresses 00h - 03h). With the use of a fixed gain, the DYN pin can be left floating or connected to GND.

A dynamic gain option is selectable via a two-wire interface on address 04h (or higher). The user has the possibility to select the gain (-2x or -4x) using the logic input pin DYN (47): V_{DYN} = 'high' for -2x amplification and V_{DYN} = 'low' for -4x amplification. See the *Appendix* section to set the Vcom gain.

P-Vcom Design Procedure

The TPS65178/A P-Vcom block needs to be connected to an external Op-Amp as shown in [Figure](#page-28-0) 29.

For better stability, the Op-Amp shall be placed as close as possible to the TPS65178/A device.

Figure 29. Interconnections VCOM TPS65178/A - TPS65198

NOTE

It is highly recommended in the case the panel features GIP (Gate In Panel) techonology to use the TPS65198 Level Shifter, which integrates an OpAmp in addition to its 13 Level Shifter output channels.

Copyright © 2011–2012, Texas Instruments Incorporated Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSAP8D&partnum=TPS65178) Feedback 29

EXAS ISTRUMENTS

GAMMA BUFFER (GMA1-GMA6)

The TPS65178/A integrates 6-channel gamma buffer used as voltage references for the Source Driver IC.

Enable Signal (DLY2)

As the gamma buffer channels are supplied by the boost converter output rail, they are following ratio-metrically the V_{DD} voltage from power-on till power-down and start together with the boost converter after the DLY2 has passed. See the Appendix section to set the DLY2 timing.

Setting the output voltage of GMA1-GMA6

The output voltage of each of the 6 channels is programmable via a two-wire interface with a 9-bit resolution between V_{DD} and $V_{DD}/2$ for GMA1-GMA3, and between $V_{DD}/2$ and 0 V and for GMA4-GMA6. See the Appendix section to set the V_{GMAX} voltage.

Output Load (Gamma Buffer)

The gamma buffer channels are able to sink and source DC output current of 10 mA (minimum guaranteed).

The output channels are not designed to support high capacitive loads bigger than 150 pF and shall be connected directly to the Source Driver IC without output capacitor.

[TPS65178](http://www.ti.com/product/tps65178?qgpn=tps65178) [TPS65178A](http://www.ti.com/product/tps65178a?qgpn=tps65178a) www.ti.com SLVSAP8D –JULY 2011–REVISED JULY 2012

TYPICAL APPLICATIONS

Texas **NSTRUMENTS**

PCB Layout Recommendations

NOTE

Special care must be taken for the Buck 2 and Buck 4 converters. Placing a decoupling capacitor of 1 μ F miminum on OUT1 pin (4) as close as possible to the IC will help stabilize the switching waveforms of the hysteretic converters.

- For **high dv/dt** signals (switch pin traces): keep copper to a minimum to prevent making unintentional parallel plate capacitors with other traces or to a ground plane. Best to route signal and return on same layer.
- For **high di/dt** signals: keep traces short, wide and closely spaced. This will reduce stray inductance and decrease the current loop area to help prevent EMI.
- Always avoid vias when possible. They have high inductance and resistance. **If vias are necessary always use more than one in parallel to decrease parasitics especially for power lines.**
- Keep input capacitor close to the IC with low inductance traces.
- **Keep the copper trace between a switch node and a diode as short and wide as possible.**
- **Use single point grounding.**
- **All AGND and PGND pins must be connected to the Power Pad.**
- Isolate analog signal paths from power paths.
- Keep trace from switching node pin to inductor short: **it reduces EMI emissions and noise that may couple into other portions of the converter.**
- Output voltage feedback sampling must be taken right at output capacitor and shielded.

APPENDIX – I ²C INTERFACE

I ²C Serial Interface Description

The TPS65178/A communicates through an industry standard two-wire interface, I²C, to receive data in slave mode.

The TPS65178/A integrates a non-volatile memory (EEPROM) that allows the storage of the DAC values into the registers with a capability of 1000 programming cycles maximum.

¹²C is a 2-wire serial interface developed by Philips Semiconductor (see I²C-Bus Specification, Version 2.1, January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the bus is idle, both SDA and SCL lines are pulled high. All the I²C compatible devices connect to the I²C bus through open drain I/O pins, SDA and SCL. A master device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A slave device receives and/or transmits data on the bus under control of the master device.

The TPS65178/A works as a slave and supports the following data transfer modes, as defined in the 1^2 C-Bus specification: standard mode (100 kbps) and fast mode (400 kbps). The data transfer protocol for standard and fast modes is exactly the same, therefore they are referred to as F/S-mode in this document. The TPS65178/A supports 7-bit addressing. The device 7-bit address is defined as '010000X' (see [Figure](#page-32-0) 31), where the LSB enables the write or read function.

NOTE: $R/\overline{W} = R/(W)$

Figure 31. TPS65178/A Slave Address Byte

The device that initiates the communication is called a master, and the devices controlled by the master are slaves. The master generates the serial clock on SCL, controls the bus access, and generates START and STOP conditions (see [Figure](#page-32-1) 32). A START initiates a new data transfer to slave. Transitioning SDA from high to low while SCL remains high generates a START condition. A STOP condition ends a data transfer to slave. Transitioning SDA from low to high while SCL remains high generates a STOP condition.

Figure 32. START and STOP Conditions

The master then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit R/(W) on the SDA line. During all transmissions, the master ensures that the data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse (see [Figure](#page-33-0) 33). All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an Acknowledgment, ACK, (see [Figure](#page-33-1) 34) by pulling the SDA line low during the entire high period of the SCL cycle. Upon detecting this Acknowledgment, the master knows that communication link with a slave has been established.

Figure 33. Bit Transfer on the Serial Interface

Figure 34. Acknowledge on the I ²C Bus

The master generates further SCL cycles to either transmit data to the slave $(R/(W)$ bit = 0) or receive data from the slave $(R/(W)$ bit = 1). In either case, the receiver needs to acknowledge the data sent by the transmitter. So an acknowledge signal can either be generated by the master or by the slave, depending on which one is the receiver. 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary. To terminate the data transfer, the master generates STOP condition by pulling the SDA line from low to high while the SCL line is high (see [Figure](#page-33-2) 35). This releases the bus and stops the communication link with the addressed slave. All I²C compatible devices must recognize the stop condition. Upon the receipt of a stop condition, all devices know that the bus is released, and they wait for a start condition followed by a matching address.

Figure 35. Bus Protocol

Attempting to read data from register addresses not listed in the following section will result in 00h being read out.

DETAILED DESCRIPTION

REGISTER MAP

Slave 0100000X

address:

 $X = R/W$ R/W = 1 \rightarrow read mode

 $R/W = 0 \rightarrow$ write mode

Table 9. Register Map

DAC REGISTERS

VDD Register (with factory value) – 00h (21h):

VEPI Register (with factory value) – 01h (09h):

Copyright © 2011–2012, Texas Instruments Incorporated Companies Cubmit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSAP8D&partnum=TPS65178) Feedback 35

[TPS65178](http://www.ti.com/product/tps65178?qgpn=tps65178) [TPS65178A](http://www.ti.com/product/tps65178a?qgpn=tps65178a)

SLVSAP8D –JULY 2011–REVISED JULY 2012 **www.ti.com VCC Register (with factory value) – 02h (03h):** MSB Address 02h LSB Reserved Reserved Reserved Reserved Reserved 0 1 1 1 **VCORE Register (with factory value) – 03h (01h): for TPS65178** MSB Address 03h LSB Reserved Reserved Reserved Reserved 0 0 0 0 1 1 **VCORE Register (with factory value) – 03h (09h): for TPS65178A** MSB Address 03h LSB Reserved Reserved Reserved Reserved 1 1 0 0 1 1 **VGH_LT Register (with factory value) – 04h (09h):** MSB Address 04h LSB Reserved Reserved Reserved Reserved 1 1 0 0 1 1 **VGH_HT Register (with factory value) – 05h (09h):** MSB Address 05h LSB Reserved Reserved Reserved Reserved 1 1 0 0 1 1 **VGL Register (with factory value) – 06h (20h):** MSB Address 06h LSB Reserved Reserved 1 1 0 0 0 0 0 0 0 0 **DLY1 Register (with factory value) – 07h (01h):** MSB Address 07h LSB Reserved Reserved Reserved Reserved Reserved 0 0 1 1 **DLY2 Register (with factory value) – 08h (03h):** MSB Address 08h LSB Reserved | Reserved | Reserved | Reserved | Reserved | 0 | 1 | 1 **DLY3 Register (with factory value) – 09h (03h):** MSB Address 09h LSB Reserved Reserved Reserved Reserved Reserved 0 1 1 1 **GMA1 Register (with factory value) – 0Ah (01 – 5Fh):** MSB Address 0Ah (MSB byte) LSB Reserved | 1 MSB **Address 0Ah (LSB byte)** CONSERVERS 1999 Address 0Ah (LSB byte) **LSB** 0 1 0 1 1 1 1 1 1 1 **GMA2 Register (with factory value) – 0Ch (01 – 6Fh):** MSB Address 0Ch (MSB byte) LSB Reserved Reserved Reserved Reserved Reserved Reserved Reserved 1

[TPS65178](http://www.ti.com/product/tps65178?qgpn=tps65178) [TPS65178A](http://www.ti.com/product/tps65178a?qgpn=tps65178a)

www.ti.com SLVSAP8D –JULY 2011–REVISED JULY 2012

DAC SETTINGS

The following tables show the DAC values and the corresponding voltages of each block address.

VGH LT,HT (04h - 05h)

VCC (02h)

VCORE (03h)

(1) Default value for TPS65178A

VEPI (01h) DAC value **VEPI** $00h$ $0.9V$ $01h$ $1.0V$ $02h$ $1.1V$ 03h $1.2V$ 04h $1.3V$ $05h$ $1.4V$ 06h $1.5V$ 07h 1.6 V $08h$ $1.7V$ 09h $1.8V$ 0Ah $1.9V$ 0Bh $2.0V$ 0Ch $2.1V$ 0Dh $2.2V$ $2.3V$ 0Eh 0Fh $2.4V$

> **VPOS (16h - 17h)**

VGMA1, 2, 3 (0Ah ~ 0Fh)

VGMA4, 5, 6 (10h - 15h)

VGMA4,5,6

 $0*(V_{DD}/1023)$

 $1*(V_{DD}/1023)$

 $2*(V_{DD}/1023)$

 $3*(V_{DD}/1023)$

 $4*(V_{DD}/1023)$

 $5*(V_{DD}/1023)$

 $6*(V_{DD}/1023)$

 \ddotsc

 $505*(V_{DD}/1023)$

 $506*(V_{DD}/1023)$

 $507*(V_{DD}/1023)$

 $508*(V_{DD}/1023)$

 $509*(V_{DD}/1023)$

 $510*(V_{DD}/1023)$

 $511*(V_{DD}/1023)$

DAC value

00-00h

 $00 - 01h$

00-02h

00-03h

00-04h

00-05h

00-06h

 \ldots

01-F9h

01-FAh

01-FBh

01-FCh

01-FDh

01-FEh

01-FFh

DLY1, 2, 3 (07h - 08h - 09h)

VCOM Gain (18h)

Copyright © 2011–2012, Texas Instruments Incorporated and Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSAP8D&partnum=TPS65178) Feedback 41

Texas **INSTRUMENTS**

SLVSAP8D –JULY 2011–REVISED JULY 2012 **www.ti.com**

[TPS65178](http://www.ti.com/product/tps65178?qgpn=tps65178) [TPS65178A](http://www.ti.com/product/tps65178a?qgpn=tps65178a)

Figure 40. "Read" Data From DAC/EEPROM – Transfer Format in F/S-Mode Featuring Register Address Auto-Increment

TEMPERATURE COMPENSATION

Copyright © 2011–2012, Texas Instruments Incorporated and Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSAP8D&partnum=TPS65178) Feedback 43

REVISION HISTORY

Texas
Instruments

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent>for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

www.ti.com 2-May-2014

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas
Instruments

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

TEXAS
INSTRUMENTS

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Feb-2015

*All dimensions are nominal

MECHANICAL DATA

NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. Α.

- **B.** This drawing is subject to change without notice.
- $C.$ Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

RSL (S-PVQFN-N48) PLASTIC QUAD FLATPACK NO-LEAD THERMAL INFORMATION This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC). For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com. The exposed thermal pad dimensions for this package are shown in the following illustration. PIN 1 INDICATOR $CO, 30$ 12 ບັບບົບບົບບົບບົບບົບບັ 48 \Box 13 Exposed Thermal Pad C **DOU** 4,40±0,10 nnnn C \bar{C} d 24 37 <u>NUNUNUNUUT</u> $\overline{36}$ $\overline{25}$ 4,40±0,10 Bottom View Exposed Thermal Pad Dimensions 4207841-2/P 03/13

- All linear dimensions are in millimeters. A.
	- This drawing is subject to change without notice. **B.**
	- Publication IPC-7351 is recommended for alternate designs. $C.$
	- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
	- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
	- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

PACKAGE OPTION ADDENDUM

www.ti.com 10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TEXAS NSTRUMENTS

www.ti.com 5-Jan-2022

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

www.ti.com 5-Jan-2022

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

www.ti.com 5-Jan-2022

TUBE

*All dimensions are nominal

MECHANICAL DATA

NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. Α.

- **B.** This drawing is subject to change without notice.
- $C.$ Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

PACKAGE OUTLINE

RSL0048G VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RSL0048G VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RSL0048G VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated