


# TPS6286x 1.75V ~ 5.5V 入力、I<sup>2</sup>C/VSEL インターフェイスを搭載する 0.6/1A 同期降圧コンバータ

## 1 特長

- 2.3μA の動作時静止電流
- 最大 4MHz のスイッチング周波数
- 出力電圧精度: 1%
- DVS 出力
  - 0.4V~1.9875V (12.5mV 刻み)
- 調整のための I<sup>2</sup>C ユーザー インターフェイス
  - 出力電圧プリセット
  - ランプ速度
- 動作中に出力電圧を切り替えるための VSEL ピン
- パワー グッド表示
- 6mm<sup>2</sup> 未満の設計サイズをサポート
- 高さ < 0.6mm の設計に対応
- 0.35mm ピッチの小型 8 ピン WCSP パッケージ
- 0201 コンポーネントのサポートに最適化されたピン配置

## 2 アプリケーション

- ウェアラブル電子機器
- ポータブル・エレクトロニクス
- 携帯電話
- 医療用センサ・パッチおよび患者モニタ



代表的なアプリケーション


## 3 概要

TPS6286x デバイスは、I<sup>2</sup>C および VSEL インターフェイスを備えた高周波同期整流降圧コンバータです。これらの製品は、高効率かつ柔軟で電力密度が高いポイントオブロード DC/DC 設計を提供します。中負荷から重負荷では PWM モードで動作し、軽負荷時には自動的にパワーセーブモードへ移行するので、負荷電流の全範囲にわたって高効率が維持されます。このデバイスは、出力電圧リップルを最小化するために、強制的に PWM モードで動作させることもできます。DCS-Control アーキテクチャと相まって、優れた負荷過渡性能と高度な出力電圧精度を実現します。I<sup>2</sup>C インターフェイスと専用 VSEL ピンにより出力電圧を迅速に変更できるので、常に変化するアプリケーションの性能要件に合わせて負荷の消費電力を調整できます。このデバイスは、2 本の VSEL ピンで 4 種類の工場出荷時プリセット電圧を選択できるため、I<sup>2</sup>C インターフェイスがなくても使用できます。

### 製品情報

部品番号 (3)	CURRENT	パッケージ (1)	パッケージサイズ (2)
TPS62861	1A	YCH (DSBGA、8)	1.40mm × 0.70mm
TPS62860	0.6A		

- (1) 詳細については、[セクション 12](#) を参照してください。
- (2) パッケージサイズ (長さ×幅) は公称値であり、該当する場合はピンも含まれます。
- (3) [デバイス比較表](#) を参照してください。



効率と I<sub>OUT</sub> の関係 (V<sub>OUT</sub> = 1.1V、V<sub>IN</sub> = 3.8V)



## Table of Contents

<b>1 特長</b> .....	1	8.2 Register Address Byte.....	17
<b>2 アプリケーション</b> .....	1	8.3 V <sub>OUT</sub> Register 1.....	17
<b>3 概要</b> .....	1	8.4 V <sub>OUT</sub> Register 2.....	18
<b>4 Device Comparison Table</b> .....	3	8.5 CONTROL Register.....	18
<b>5 Pin Configuration and Functions</b> .....	4	8.6 STATUS Register.....	19
<b>6 Specifications</b> .....	5	<b>9 Application and Implementation</b> .....	20
6.1 Absolute Maximum Ratings.....	5	9.1 Application Information.....	20
6.2 ESD Ratings.....	5	9.2 Typical Application, TPS628610.....	20
6.3 Recommended Operating Conditions.....	5	9.3 Typical Application, TPS628600, TPS62860x.....	26
6.4 Thermal Information.....	5	9.4 Power Supply Recommendations.....	27
6.5 Electrical Characteristics.....	6	9.5 Layout.....	27
6.6 I <sup>2</sup> C Interface Timing Characteristics.....	7	<b>10 Device and Documentation Support</b> .....	28
6.7 Typical Characteristics.....	9	10.1 Device Support.....	28
<b>7 Detailed Description</b> .....	10	10.2 ドキュメントの更新通知を受け取る方法.....	28
7.1 Overview.....	10	10.3 サポート・リソース.....	28
7.2 Functional Block Diagram.....	10	10.4 Trademarks.....	28
7.3 Feature Description.....	11	10.5 静電気放電に関する注意事項.....	28
7.4 Device Functional Modes.....	13	10.6 用語集.....	28
7.5 Programming.....	14	<b>11 Revision History</b> .....	29
<b>8 Register Map</b> .....	17	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	29
8.1 I2C Address Byte.....	17		

## 4 Device Comparison Table

ORDERABLE NUMBER	OUTPUT CURRENT (A)	DEFAULT V <sub>OUT</sub> SETTING (V)	DEFAULT OPERATION	I2C ADDRESS	SWITCHING FREQUENCY f <sub>sw</sub> (MHz)	USER INTERFACE
TPS628600YCH	0.6	0.6, 1.1	Normal (PWM, PFM) operation <sup>(1)</sup>	0x40	1.5	EN, I2C, VSEL
TPS628601YCH	0.6	0.6, 0.7, 0.8, 1.0	Normal (PWM, PFM) operation	0x40	1.5	2× VSEL, EN, PG
TPS628603YCH	0.6	1.05, 0.65	Normal (PWM, PFM) operation	0x40	1.5	EN, I2C, VSEL
TPS628604YCH	0.6	0.85, 1.1	Normal (PWM, PFM) operation	0x40	1.5	EN, I2C, VSEL
TPS628610YCH	1	0.6, 1.1	Normal (PWM, PFM) operation	0x40	4	EN, I2C, VSEL
TPS628605YCH	0.6	1.8, 1.8	VSEL = LOW (normal (PWM, PFM) operation), VSEL = HIGH (FPWM operation) <sup>(2)</sup>	0x41	1.5	EN, I2C, VSEL
TPS628606YCH	0.6	1.0125, 1.0125	VSEL = LOW (normal (PWM, PFM) operation), VSEL = HIGH (FPWM operation)	0x40	1.5	EN, I2C, VSEL

- (1) Normal operation: default value of operation mode[7] of Vout Register 2 = 0 (表 8-3).  
 (2) FPWM operation: default value of operation mode[7] of Vout Register 2 = 1 (表 8-3).

## 5 Pin Configuration and Functions




図 5-1. 8-Pin DSBGA YCH Package (Top View)

表 5-1. Pin Functions, TPS628610, TPS628600, TPS628603, TPS628604, TPS628605, and TPS628606

PIN		TYPE	DESCRIPTION
NAME	NO.		
GND	D2	PWR	GND supply pin. Connect this pin close to the GND terminal of the input and output capacitor.
VOS	D1	IN	Output voltage sense pin for the internal feedback divider network and regulation loop. This pin also discharges $V_{OUT}$ by an internal MOSFET when the converter is disabled. Connect this pin directly to the output capacitor with a short trace.
VIN	C2	PWR	$V_{IN}$ power supply pin. Connect the input capacitor close to this pin for best noise and voltage spike suppression. A ceramic capacitor is required.
SW	C1	PWR	The switch pin is connected to the internal MOSFET switches. Connect the inductor to this terminal.
VSEL	B2	IN	Voltage selection pin. Can be toggled during operation. LOW = 0.6 V (TPS628600, TPS628610), 1.05 V (TPS628603), HIGH = 1.1 V (TPS628600, TPS628610), 0.65 V (TPS628603)
EN	B1	IN	A high level enables the devices and a low level turns the device off. The pin features an internal pulldown resistor, which is disabled after the device has started up.
SDA	A2	IN	I <sup>2</sup> C serial data pin. Do not leave floating.
SCL	A1	IN	I <sup>2</sup> C serial clock pin. Do not leave floating.

表 5-2. Pin Functions, TPS628601

PIN		TYPE	DESCRIPTION
NAME	NO.		
GND	D2	PWR	GND supply pin. Connect this pin close to the GND terminal of the input and output capacitor.
VOS	D1	IN	Output voltage sense pin for the internal feedback divider network and regulation loop. This pin also discharges $V_{OUT}$ by an internal MOSFET when the converter is disabled. Connect this pin directly to the output capacitor with a short trace.
VIN	C2	PWR	$V_{IN}$ power supply pin. Connect the input capacitor close to this pin for best noise and voltage spike suppression. A ceramic capacitor is required.
SW	C1	PWR	The switch pin is connected to the internal MOSFET switches. Connect the inductor to this terminal.
PG	B2	OUT	Open-drain power-good output
EN	B1	IN	A high level enables the devices and a low level turns the device off. The pin features an internal pulldown resistor, which is disabled after the device has started up.
VSEL-1	A2	IN	Voltage Selection Pin. Can be toggled during operation.
VSEL-2	A1	IN	Voltage Selection Pin. Can be toggled during operation.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
Pin voltage	VIN	-0.3	6	V
Pin voltage	SW, DC	-0.3	V <sub>IN</sub> +0.3V	V
Pin voltage	SW, transient < 10 ns, while switching	-2.5	9	V
Pin voltage	EN, VSEL, SDA, SCL, PG	-0.3	6	V
Pin voltage	VOS	-0.3	5	V
T <sub>J</sub>	Operating junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

Over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input supply voltage range	1.75		5.5	V
V <sub>OUT</sub>	Output voltage range	0.4		1.9875	V
	Pin voltage		SW	5.5	V
	Pin voltage		EN, SDA, SCL, VSEL, PG	5.5	V
I <sub>OUT</sub>	Output current range		TPS628610, V <sub>IN</sub> > 2.3V	1	A
I <sub>OUT</sub>	Output current range		TPS628610, V <sub>IN</sub> ≤ 2.3V	0.7	A
I <sub>OUT</sub>	Output current range		TPS628601	0.6	A
I <sub>PG</sub>	Power Good input current capability			1	mA
T <sub>J</sub>	Operating junction temperature	-40		125	°C
C <sub>IN</sub>	Effective Input Capacitance	2	4.7		μF
L	Effective Inductance	0.33	0.47	0.82	μH
CO <sub>UT</sub>	Effective Output Capacitance	2		26	μF
L	Effective Inductance	0.7	1.0	1.2	μH
CO <sub>UT</sub>	Effective Output Capacitance	3		26	μF

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DEVICE	UNIT
		YCH (DSBGA)	
		8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	121.9	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	1.1	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	33.7	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.7	°C/W

## 6.4 Thermal Information (続き)

THERMAL METRIC <sup>(1)</sup>		DEVICE		UNIT
		YCH (DSBGA)		
		8 PINS		
$\Psi_{JB}$	Junction-to-board characterization parameter	33.5		°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

## 6.5 Electrical Characteristics

$T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{IN} = 3.6\text{ V}$ . Typical values are at  $T_J = 25^{\circ}\text{C}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY</b>						
$I_{Q(VIN)}$	VIN quiescent current	EN = VIN, IOU <sub>T</sub> = 0 $\mu$ A, VOUT = 1.2 V device not switching, $T_J = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$		2.3	4	$\mu$ A
		EN = VIN, IOU <sub>T</sub> = 0 $\mu$ A, VOUT = 1.2 V, device switching		2.5		$\mu$ A
$I_{SD(VIN)}$	VIN shutdown supply current	EN = GND, shutdown current into VIN VSEL/MODE = GND, $T_J = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$		120	250	nA
<b>UVLO</b>						
$V_{UVLO(R)}$	VIN UVLO rising threshold	$V_{IN}$ rising		1.65	1.75	V
$V_{UVLO(F)}$	VIN UVLO falling threshold	$V_{IN}$ falling		1.56	1.7	V
$V_{UVLO(H)}$	VIN UVLO hysteresis			100		mV
<b>LOGIC PINS</b>						
$V_{IH}$	High-level input voltage threshold		0.8			V
$V_{IL}$	Low-level input voltage threshold				0.4	V
$I_{LKG}$	Input leakage current into SDA, SCL, VSEL	Pin connected to VIN		10	25	nA
	EN internal pull-down resistance	EN pin to GND		0.5		M $\Omega$
$I_{LKG}$	Input Leakage into EN	Pin connected to VIN		10	25	nA
<b>VOUT VOLTAGE</b>						
$V_{OUT}$	Output Voltage Accuracy	PWM Mode, no load, $T_J = 25^{\circ}\text{C}$ to $85^{\circ}\text{C}$	-1		+1	%
$V_{OUT}$	Output Voltage Accuracy	PWM Mode, no load, $T_J = -40^{\circ}\text{C}$ to $125^{\circ}\text{C}$	-2		+1.7	%
$I_{VOS(LKG)}$	VOS input leakage current	EN = VIN, VOUT = 1.2 V (internal 12M $\Omega$ resistor divider), $T_J = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$		100	400	nA
<b>SWITCHING FREQUENCY</b>						
$f_{SW(FCCM)}$	Switching frequency, TPS62861x	VIN = 3.6V, VOUT = 1.2V, PWM operation		4		MHz
$f_{SW(FCCM)}$	Switching frequency, TPS62860x	VIN = 3.6V, VOUT = 1.2V, PWM operation		1.5		MHz
<b>STARTUP</b>						
	Internal fixed soft-start time	from VOUT = 0V to 95% of VOUT nominal		0.125	0.2	ms
	EN HIGH to start of switching delay			500	1000	$\mu$ s
<b>POWER STAGE</b>						
$R_{DS(ON)(HS)}$	High-side MOSFET on-resistance	IOU <sub>T</sub> = 500 mA		120	170	m $\Omega$
$R_{DS(ON)(LS)}$	Low-side MOSFET on-resistance	IOU <sub>T</sub> = 500 mA		80	115	m $\Omega$
<b>OVERCURRENT PROTECTION</b>						
$I_{HS(OC)}$	High-side peak current limit	TPS628610	1.3	1.45	1.55	A
$I_{LS(OC)}$	Low-side valley current limit	TPS628610	1.2	1.35	1.45	A
$I_{HS(OC)}$	High-side peak current limit	TPS628601	0.95	1.1	1.2	A
$I_{LS(OC)}$	Low-side valley current limit	TPS628601	0.85	1.0	1.1	A
$I_{LS(NOC)}$	Low-side negative current limit	Sinking current limit on LS FET		0.8		A
<b>POWER GOOD</b>						
$V_{PGTH}$	Power Good threshold	PGOOD low, VOS falling		93%		
$V_{PGTH}$	Power Good threshold	PGOOD high, VOS rising		96%		

## 6.5 Electrical Characteristics (続き)

$T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{IN} = 3.6\text{ V}$ . Typical values are at  $T_J = 25^{\circ}\text{C}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PG:DLY}$	Power good deglitch delay	PG rising edge		16		$\mu\text{s}$
$I_{PG:LKG}$	Input leakage current into PG-pin	$V_{PG} = 5.0\text{V}$		10	100	nA
	PG-pin output low-level voltage	$I_{PG} = 1\text{mA}$			400	mV
<b>OUTPUT DISCHARGE</b>						
	Output discharge resistor on VOS pin	EN = GND, IVOS = -10 mA into VOS pin $T_J = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$		7	11	$\Omega$
<b>THERMAL SHUTDOWN</b>						
$T_{J(SD)}$	Thermal shutdown threshold <sup>(1)</sup>	Temperature rising, PWM Mode		160		$^{\circ}\text{C}$
$T_{J(HYS)}$	Thermal shutdown hysteresis <sup>(1)</sup>			20		$^{\circ}\text{C}$

(1) Specified by design. Not production tested.

## 6.6 I<sup>2</sup>C Interface Timing Characteristics

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{SCL}$	SCL Clock Frequency	Standard mode			100	kHz
		Fast mode			400	kHz
		Fast mode plus			1	MHz
$t_{BUF}$	Bus Free Time Between a STOP and START Condition	Standard mode	4.7			$\mu\text{s}$
		Fast mode	1.3			$\mu\text{s}$
		Fast mode plus	0.5			$\mu\text{s}$
$t_{HD}, t_{STA}$	Hold Time (Repeated) START condition	Standard mode	4			$\mu\text{s}$
		Fast mode	600			ns
		Fast mode plus	260			ns
$t_{LOW}$	LOW Period of the SCL Clock	Standard mode	4.7			$\mu\text{s}$
		Fast mode	1.3			$\mu\text{s}$
		Fast mode plus	0.5			$\mu\text{s}$
$t_{HIGH}$	HIGH Period of the SCL Clock	Standard mode	4			$\mu\text{s}$
		Fast mode	600			ns
		Fast mode plus	260			ns
$t_{SU}, t_{STA}$	Setup Time for a Repeated START Condition	Standard mode	4.7			$\mu\text{s}$
		Fast mode	600			ns
		Fast mode plus	260			ns
$t_{SU}, t_{DAT}$	Data Setup Time	Standard mode	250			ns
		Fast mode	100			ns
		Fast mode plus	50			ns
$t_{HD}, t_{DAT}$	Data Hold Time	Standard mode	0		3.45	$\mu\text{s}$
		Fast mode	0		0.9	$\mu\text{s}$
		Fast mode plus	0			$\mu\text{s}$
$t_{RCL}$	Rise Time of SCL Signal	Standard mode			1000	ns
		Fast mode	$20+0.1C$ B		300	ns
		Fast mode plus			120	ns

## 6.6 I<sup>2</sup>C Interface Timing Characteristics (続き)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>RCL1</sub>	Rise Time of SCL Signal After a Repeated START Condition and After an Acknowledge BIT	Standard mode	20+0.1C B		1000	ns
		Fast mode	20+0.1C B		300	ns
		Fast mode plus			120	ns
t <sub>FCL</sub>	Fall Time of SCL Signal	Standard mode	20+0.1C B		300	ns
		Fast mode			300	ns
		Fast mode plus			120	ns
t <sub>RDA</sub>	Rise Time of SDA Signal	Standard mode			1000	ns
		Fast mode	20+0.1C B		300	ns
		Fast mode plus			120	ns
t <sub>FDA</sub>	Fall Time of SDA Signal	Standard mode			300	ns
		Fast mode	20+0.1C B		300	ns
		Fast mode plus			120	ns
t <sub>SU</sub> , t <sub>STO</sub>	Setup Time of STOP Condition	Standard mode	4			μs
		Fast mode	600			ns
		Fast mode plus	260			ns
CB	Capacitive Load for SDA and SCL	Standard mode			400	pF
		Fast mode			400	pF
		Fast mode plus			550	pF



## 6.7 Typical Characteristics




図 6-1. Shutdown Current  $I_{SP}$




図 6-2. Quiescent Current  $I_Q$




図 6-3. High-side Switch Drain Source Resistance  $R_{DS(ON)}$





図 6-4. Low-side Switch Drain Source Resistance  $R_{DS(ON)}$

## 7 Detailed Description

### 7.1 Overview

The TPS6286x is a high-frequency synchronous step-down converter with ultra-low quiescent current consumption and flexible output voltage by I<sup>2</sup>C or VSEL interface. Using TI's DCS-Control topology, the device extends the high efficiency operation area down to microamperes of load current during Power Save Mode Operation. TI's DCS-Control (direct control with seamless transition into power save mode) is an advanced regulation topology, which combines the advantages of hysteretic and voltage mode control. Characteristics of DCS-Control are excellent AC load regulation and transient response, low output ripple voltage, and a seamless transition between PFM and PWM mode operation. DCS-Control includes an AC loop which senses the output voltage (VOS pin) and directly feeds the information to a fast comparator stage. This comparator sets the switching frequency, which is constant for steady state operating conditions, and provides immediate response to dynamic load changes. To achieve accurate DC load regulation, a voltage feedback loop is used. The internally compensated regulation network achieves fast and stable operation with small external components and low ESR capacitors.

### 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Soft Start

After the device has been enabled with EN high, it initializes and powers up the internal circuits. This occurs during the regulator start-up delay time,  $t_{Delay}$ . After  $t_{Delay}$  expires, the internal soft-start circuitry ramps up the output voltage within the soft-start time,  $t_{Ramp}$ . See [Figure 7-1](#).




Figure 7-1. Start-up Sequence

### 7.3.2 Output Voltage Selection (VSEL) for TPS62860x

The optional VSEL Interface allows setting the output voltage by a 2-pin HIGH/LOW setting. Using and applying a digital pattern to the "VSEL-1" and "VSEL-2" pins sets the output voltage according to [Table 7-1](#).

Table 7-1. Target Output Voltage Setting by VSEL Interface

VSEL-2	VSEL-1	TPS628601	TPS628602	OPERATION MODE
0	0	0.6 V	1.05 V	PFM Mode
0	1	0.7 V	0.9 V	PFM Mode
1	0	0.8 V	0.875 V	PFM Mode
1	1	1.0 V	0.625 V	PFM Mode

### 7.3.3 Output Voltage Selection (VSEL and I<sup>2</sup>C)

The TPS6286x has two options to select the output voltage.

The voltage on the VSEL pin can change the output voltage. Putting this pin HIGH selects the output voltage according to  $V_{OUT}$  register 2. Putting this pin LOW selects the voltage according to  $V_{OUT}$  Register 1. The pin can be toggled during operation.

The pin can also be selected by the value in the  $V_{OUT}$  register that is chosen by VSEL at the moment. The voltage changes right after the I<sup>2</sup>C command is received.

### 7.3.4 Undervoltage Lockout (UVLO)

To avoid misoperation of the device at low input voltages, an undervoltage lockout (UVLO) comparator monitors the supply voltage. The UVLO comparator shuts down the device at an input voltage of 1.7 V (maximum) with falling  $V_{IN}$ . The device starts at an input voltage of 1.8 V (maximum) rising  $V_{IN}$ . After the device re-enters operation out of an undervoltage lockout condition, the device behaves like being enabled.

### 7.3.5 Power Good (PG)

The built-in power-good (PG) signal indicates that the output voltage has reached the target and the device is ready. The PG signal can be used for start-up sequencing of multiple rails or to indicate any overload behavior on the output. The PG pin is an open-drain output that requires a pullup resistor to any voltage up to the


recommended input voltage level. PG is low when the device is turned off due to EN or thermal shutdown. VIN must remain present for the PG pin to stay LOW. When applying VIN the first time, PG stays HIGH until the first enabling of the device.

If the power-good output is not used, TI recommends to tie to GND or leave open.

**表 7-2. Power Good Indicator Functional Table**

LOGIC SIGNALS					PG STATUS
V <sub>I</sub>	EN-PIN	THERMAL SHUTDOWN	V <sub>OUT</sub>	DVS TRANSITION ACTIVE	
V <sub>I</sub> > UVLO	HIGH	NO	V <sub>OUT</sub> on target	NO	High Impedance
			V <sub>OUT</sub> < target	YES	LOW
		YES	x	x	LOW
	LOW	x	x	x	LOW
V <sub>I</sub> < UVLO	x	x	x	x	Undefined

The PG indicator triggers immediately (after internal comparator delay) when V<sub>O</sub> crosses the lower V<sub>PGTH</sub> to indicate that the voltage has left the target setting. It features a delay after crossing the upper V<sub>PGTH</sub> when going high to make sure V<sub>O</sub> has reached the target again. [Figure 7-2](#) sketches the behavior.



**Figure 7-2. Power Good Transient and De-glitch Behavior**

The PG Indicator is by default pulled low during DVS transition of the output voltage without any blanking or delay time. [Figure 7-2](#) shows an example of this behavior. After V<sub>O</sub> has reached the new target, the PG is again active as shown in [Figure 7-2](#).

### 7.3.6 Switch Current Limit and Short Circuit Protection

The TPS6286x integrates a current limit on the high-side and low-side MOSFETs to protect the converter against overload or short-circuit conditions. The current in the switches is monitored cycle by cycle. If the high-side MOSFET current limit, I<sub>LIMF</sub>, trips, the high-side MOSFET is turned off and the low-side MOSFET is turned on to ramp down the inductor current. After the inductor current through the low-side switch decreases below the low-side MOSFET current limit, I<sub>LIMF</sub>, the low-side MOSFET is turned off and the high-side MOSFET turns on again.

### 7.3.7 Thermal Shutdown

The junction temperature (T<sub>J</sub>) of the device is monitored by an internal temperature sensor. If T<sub>J</sub> exceeds the thermal shutdown temperature TSD of 160°C (typ), the device enters thermal shutdown. Both the high-side and low-side power FETs are turned off. When T<sub>J</sub> decreases below the hysteresis amount of typically 20°C, the converter resumes operation, beginning with a soft start to the originally set V<sub>OUT</sub>. The thermal shutdown is not active in Power Save Mode.

### 7.3.8 Output Voltage Discharge

The purpose of the output discharge function is to make sure a defined down-ramp of the output voltage when the device is disabled and to keep the output voltage close to 0 V. The output discharge feature is only active after the device has been enabled at least once since the supply voltage was applied. The output discharge function is not active if the device is disabled and the supply voltage is applied the first time. The internal discharge resistor is connected to the VOS pin. The discharge function is enabled as soon as the device is disabled. The minimum supply voltage required to keep the discharge function active is  $V_I > V_{TH\_UVLO}$ .

## 7.4 Device Functional Modes

### 7.4.1 Smart Enable and Shutdown (EN)

An internal 500-k $\Omega$  resistor pulls the EN pin to GND and avoids the pin to be floating. This prevents an uncontrolled start-up of the device in case the EN pin cannot be driven to low level safely. With EN low, the device is in shutdown mode. The device is turned on with EN set to a high level. The pulldown control circuit disconnects the pulldown resistor on the EN pin after the internal control logic and the reference have been powered up. With EN set to a low level, the device enters shutdown mode and the pulldown resistor is activated again.

### 7.4.2 Forced PWM Operation

Through I<sup>2</sup>C, set the device in forced PWM (FPWM) mode by the CONTROL register. The device switches continuously, even with a light load. This reduces the output voltage ripple and allows simple filtering of the switching frequency for noise-sensitive applications. Efficiency at light load is lower in FPWM mode.

### 7.4.3 Forced PWM Mode During Output Voltage Change

In normal operation, the device does not force PWM operation during VOUT change after VSEL toggle or I<sup>2</sup>C command. For ramping down, this mode provides the remaining energy, stored in the output capacitor to the load of the DC/DC and save battery charge. See [9-14](#).

Through I<sup>2</sup>C, the device can be set to forced PWM (FPWM) switching during output voltage change. This allows a controlled ramp of V<sub>OUT</sub> up and especially down, regardless of the load condition. See [9-15](#).

This feature follows the internal I<sup>2</sup>C ramp and is only recommended for the setting 1 mV/ $\mu$ s and 0.1 mV/ $\mu$ s. During the faster slopes (10 mV/ $\mu$ s and 5 mV/ $\mu$ s), the mode is likely to be left before the voltage reached the new target value.

### 7.4.4 Power Save Mode

As the load current decreases, the device enters Power Save Mode (PSM) operation. PSM occurs when the inductor current becomes discontinuous, which is when the inductor current reaches 0 A during a switching cycle. In power save mode, the output voltage rises slightly above the nominal output voltage. This effect is minimized by increasing the output capacitor or inductor value.

## 7.5 Programming

### 7.5.1 Serial Interface Description

I<sup>2</sup>C™ is a 2-wire serial interface developed by Philips Semiconductor, now NXP Semiconductors (see I<sup>2</sup>C-Bus Specification, Version .6, 2014). The bus consists of a data line (SDA) and a clock line (SCL) with pullup structures. When the bus is *idle*, both SDA and SCL lines are pulled high. All the I<sup>2</sup>C-compatible devices connect to the I<sup>2</sup>C bus through open-drain I/O pins, SDA and SCL. A *controller* device, usually a microcontroller or a digital signal processor, controls the bus. The controller is responsible for generating the SCL signal and device addresses. The controller also generates specific conditions that indicate the START and STOP of data transfer. A *target* device receives, transmits data, or both on the bus under control of the controller device.


The TPS6286x device works as a *target* and supports the following data transfer *modes*, as defined in the I<sup>2</sup>C-Bus Specification: standard mode (100 kbps), fast mode (400 kbps), and fast mode plus (1 Mbps). The interface adds flexibility to the power supply solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements. Register contents remain intact as long as the input voltage remains above 1.8 V.

The data transfer protocol for standard and fast modes is exactly the same, therefore, the modes are referred to as F/S-mode in this document. The protocol for high-speed mode is different and must not be used.

TI recommends that the I<sup>2</sup>C controller initiates a STOP condition on the I<sup>2</sup>C bus after the initial power up of SDA and SCL pullup voltages to make sure of reset of the I<sup>2</sup>C engine.


### 7.5.2 Standard- and Fast-Mode Protocol

The controller initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in [Figure 7-3](#). All I<sup>2</sup>C-compatible devices recognize a start condition.



**Figure 7-3. START and STOP Conditions**

The controller then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit R/W on the SDA line. During all transmissions, the controller makes sure that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse (see [Figure 7-4](#)). All devices recognize the address sent by the controller and compare to the internal fixed addresses. Only the target device with a matching address generates an acknowledge (see [Figure 7-5](#)) by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the controller knows that communication link with a target has been established.




**Figure 7-4. Bit Transfer on the Serial Interface**


The controller generates further SCL cycles to either transmit data to the target (R/W bit 1) or receive data from the target (R/W bit 0). In either case, the receiver must acknowledge the data sent by the transmitter. An acknowledge signal can either be generated by the controller or by the target, depending on which one is the receiver. 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary.

To signal the end of the data transfer, the controller generates a stop condition by pulling the SDA line from low to high while the SCL line is high (see 7-3). This action releases the bus and stops the communication link with the addressed target. All I<sup>2</sup>C-compatible devices must recognize the stop condition. Upon the receipt of a stop condition, all devices know that the bus is released, and the devices wait for a start condition followed by a matching address.

Attempting to read data from register addresses not listed in this section results in 00h being read out.



7-5. Acknowledge on the I<sup>2</sup>C Bus




7-6. Bus Protocol

### 7.5.3 I<sup>2</sup>C Update Sequence


The requires the following:

- A start condition
- A valid I<sup>2</sup>C address
- A register address byte
- A data byte for a single update

After the receipt of each byte, the device acknowledges by pulling the SDA line low during the high period of a single clock pulse. A valid I<sup>2</sup>C address selects the device. The device performs an update on the falling edge of the acknowledge signal that follows the LSB byte.



**7-7. “Write” Data Transfer Format in Standard-, Fast, and Fast-Plus Modes**



**7-8. “Read” Data Transfer Format in Standard-, Fast, and Fast-Plus Modes**

**7.5.4 I<sup>2</sup>C Register Reset**

The I<sup>2</sup>C registers can be reset by the following:

- Pull the input voltage below 1.8 V (typ).
- A high to low transition on EN. The previous value of the "Enable Output Discharge" bit is latched until the next EN rising edge or pulling the input voltage below 1.0 V (typ).
- Set the Reset bit in the CONTROL register. When Reset is set to 1, all registers are reset to the default values and a new start-up begins immediately. After  $t_{Delay}$ , the I<sup>2</sup>C registers can be programmed again.



## 8 Register Map

表 8-1. Register Map

REGISTER ADDRESS (HEX)	REGISTER NAME	FACTORY DEFAULT (HEX)	DESCRIPTION
0x01	V <sub>OUT</sub> Register 1	0x10	Sets the target output voltage
0x02	V <sub>OUT</sub> Register 2	0x38	Sets the target output voltage
0x03	CONTROL Register		Sets miscellaneous configuration bits
0x05	STATUS Register	0x00	Returns status flags, cleared on read-out

### 8.1 I2C Address Byte

7	6	5	4	3	2	1	0
1	x	x	x	x	x	x	R/W

The target I2C address byte is the first byte received following the START condition from the controller device. The 7-bit target I2C address is internally set and has the value according the Device Comparison Table in [セクション 4](#).

### 8.2 Register Address Byte

7	6	5	4	3	2	1	0
0	0	0	0	0	D2	D1	D0

Following the successful acknowledgment of the target I2C address, the bus controller sends a byte to the device, which contains the address of the register to be accessed.

### 8.3 V<sub>OUT</sub> Register 1

表 8-2. V<sub>OUT</sub> Register 1 Description (Output Voltage Range 0.4 V to 1.9875 V)

REGISTER ADDRESS 0X01 READ/WRITE			
BIT	FIELD	VALUE (HEX)	OUTPUT VOLTAGE (TYP)
6:0	VO1_SET	0x00	0.400V
		0x01	0.4125V
		...	
		0x10	<b>0.600V</b> (default value for TPS628600/TPS628610)
		0x24	<b>0.85V</b> (default value for TPS628604)
		0x31	<b>1.0125V</b> (default value for TPS628606)
		...	
		0x34	<b>1.05V</b> (default value for TPS628603)
		...	
		0x70	<b>1.8V</b> (default value for TPS628605)
		0x7E	1.975V
		0x7F	1.9875 V

## 8.4 V<sub>OUT</sub> Register 2

表 8-3. V<sub>OUT</sub> Register 2 Description (Output Voltage Range 0.4 V to 1.9875 V)

REGISTER ADDRESS 0X02 READ/WRITE			
BIT	FIELD	VALUE (HEX)	DESCRIPTION
7	Operation Mode	0x0	Keep PFM/PWM selection as in CONTROL-Register
		0x1	Sets the device in PWM operation for this Voltage selection (default value for TPS628605 and TPS628606)
BIT	FIELD	VALUE (HEX)	OUTPUT VOLTAGE (TYP)
6:0	VO2_SET	0x00	0.400V
		0x01	0.4125V
		...	
		0x14	<b>0.65V</b> (default value for TPS628603)
		...	
		0x31	<b>1.0125V</b> (default value for TPS628606)
		0x38	<b>1.10V</b> (default value for TPS628600/04 and TPS628610)
		...	
		0x70	<b>1.8V</b> (default value for TPS628605)
		0x7E	1.975V
0x7F	1.9875V		

## 8.5 CONTROL Register

表 8-4. CONTROL Register Description

REGISTER ADDRESS 0X03 READ/WRITE				
BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	Reset	W	0	1 - Reset all registers to default. This bit triggers a shutdown followed by a re-reading of the internal OTP settings and a new soft start.
6	Enable FPWM Mode during Output Voltage Change	R/W	1	0 - Keep the current mode status during output voltage change. 1 - Force the device in FPWM during output voltage change.
5	Software Enable Device	R/W	1	0 - Disable the device. All registers values are still kept. 1 - Re-enable the device with a new start-up without the t <sub>Delay</sub> period.
4	Enable FPWM Mode	R/W	0	0 - Set the device in power save mode at light loads. 1 - Set the device in forced PWM mode at light loads.
3	Enable Output Discharge	R/W	1	0 - Disable output discharge. 1 - Enable output discharge. This setting is used for the next disable cycle (Software or Hardware).
2	Reserved			
0:1	Voltage Ramp Speed	R/W	11 <sup>(1)</sup>	00 - 10mV/μs 01 - 5 mV/μs 10 - 1 mV/μs 11 - 0.1 mV/μs

(1) The default value is programmed with 00 for TPS628603

## 8.6 STATUS Register

**表 8-5. STATUS Register Description**

REGISTER ADDRESS 0X05 READ ONLY <sup>(1)</sup>				
BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:5	Reserved			
4	Thermal Shutdown Tripped	R	0	1: Thermal Shutdown has tripped since the last reading. 0: No Thermal Shutdown event occurred during the last reading.
3	Reserved			
2	Power Bad	R	0	1: Output voltage is or was below 0.95xVO 0: No Power Bad event occurred since last reading
1:0	Reserved			

(1) All bit values are latched until the device is reset, or the STATUS register is read. Then, the STATUS register is reset to the default values.

## 9 Application and Implementation

### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 9.1 Application Information

The following section discusses the design of the external components to complete the power supply design for several input and output voltage options by using typical applications as a reference.

### 9.2 Typical Application, TPS628610




図 9-1. TPS628610, Typical Application

#### 9.2.1 Design Requirements

表 9-1 shows the list of components for the application circuit and the characteristic application curves.

表 9-1. Components for Application Characteristic Curves

REFERENCE	DESCRIPTION	VALUE	SIZE [L x W X T]	MANUFACTURER <sup>(1)</sup>
TPS628610	Step down converter, 1 A		1.4 mm × 0.70 mm × 0.4 mm maximum	Texas Instruments
C <sub>IN</sub>	Ceramic capacitor, GRM155R60J475ME47D	4.7 µF	0402 (1 mm × 0.5 mm × 0.6 mm maximum)	Murata
C <sub>OUT</sub>	Ceramic capacitor, GRM155R60J106ME15D	10 µF	0402 (1 mm × 0.5 mm × 0.65 mm maximum)	Murata
L	Inductor DFE18SANR47MG0L	0.47 µH	0603 (1.6 mm × 0.8 mm × 1.0 mm maximum)	Murata

(1) See [Third-party Products Disclaimer](#).

## 9.2.2 Detailed Design Procedure

### 9.2.2.1 Inductor Selection

The inductor value affects the peak-to-peak ripple current, the PWM-to-PFM transition point, the output voltage ripple, and the efficiency. The selected inductor has to be rated for the DC resistance and saturation current. The inductor ripple current ( $\Delta I_L$ ) decreases with higher inductance and increases with higher  $V_{IN}$  or  $V_{OUT}$  and can be estimated according to 式 1.

式 2 calculates the maximum inductor current under static load conditions. The saturation current of the inductor must be rated higher than the maximum inductor current, as calculated with 式 2. TI recommends this rating because during a heavy load transient the inductor current rises above the calculated value. A more conservative way is to select the inductor saturation current according to the high side MOSFET switch current limit,  $I_{LIMF}$ .

$$\Delta I_L = V_{out} \times \frac{1 - \frac{V_{out}}{V_{in}}}{L \times f} \quad (1)$$

$$I_{Lmax} = I_{outmax} + \frac{\Delta I_L}{2} \quad (2)$$

where

- $f$  = Switching frequency
- $L$  = Inductor value
- $\Delta I_L$  = Peak-to-peak inductor ripple current
- $I_{Lmax}$  = Maximum inductor current

表 9-2 shows a list of possible inductors.

**表 9-2. List of Possible Inductors**

INDUCTANCE [ $\mu$ H]	INDUCTOR SERIES	SIZE IMPERIAL (METRIC)	DIMENSIONS L × W × T	SUPPLIER <sup>(1)</sup>
0.47	DFE18SAN_G0	0603 (1608)	1.6 mm × 0.8 mm × 1.0 mm maximum	Murata
0.47	HTEB16080F	0603 (1608)	1.6 mm × 0.8 mm × 0.6 mm maximum	Cyntec
0.47	HTET1005FE	0402 (1005)	1.0 mm × 0.5 mm × 0.65 mm maximum	Cyntec
0.47	TFM160808ALC	0603 (1608)	1.6 mm × 0.8 mm × 0.8 mm maximum	TDK

(1) See [Third-party Products Disclaimer](#)

### 9.2.2.2 Output Capacitor Selection

The DCS-Control scheme of the TPS6286x allows the use of tiny ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric. At light-load currents, the converter operates in power save mode and the output voltage ripple is dependent on the output capacitor value. A larger output capacitors can be used reducing the output voltage ripple.

The inductor and output capacitor together provide a low-pass filter. 表 9-3 outlines possible inductor and capacitor value combinations to simplify this process.

表 9-3. Recommended LC Output Filter Combinations

DEVICE	NOMINAL INDUCTOR VALUE ( $\mu\text{H}$ )	NOMINAL OUTPUT CAPACITOR VALUE ( $\mu\text{F}$ )			
		4.7 $\mu\text{F}$	10 $\mu\text{F}$	2 × 10 $\mu\text{F}$	22 $\mu\text{F}$
	0.47 <sup>(1)</sup>	√	√ <sup>(3)</sup>	√	√
TPS62860x	1.0 <sup>(2)</sup>	√	√ <sup>(3)</sup>	√	√

(1) TI recommends an effective inductance range of 0.33  $\mu\text{H}$  to 0.82  $\mu\text{H}$ . TI recommends an effective capacitance range of 2  $\mu\text{F}$  to 26  $\mu\text{F}$ .

(2) TI recommends an effective inductance range of 0.7  $\mu\text{H}$  to 1.2  $\mu\text{H}$ . TI recommends an effective capacitance range of 3  $\mu\text{F}$  to 26  $\mu\text{F}$ .

(3) Typical application configuration. Other check marks indicate alternative filter combinations.

### 9.2.2.3 Input Capacitor Selection

Because the buck converter has a pulsating input current, a low ESR ceramic input capacitor is required for best input voltage filtering to minimize input voltage spikes. For most applications, a 4.7- $\mu\text{F}$  input capacitor is sufficient. When operating from a high-impedance source (such as a coin cell), TI recommends a larger input buffer capacitor  $\geq 10$   $\mu\text{F}$  to avoid voltage drops during start-up and load transients. The input capacitance can be increased without any limit for better input voltage filtering. The leakage current of the input capacitor adds to the overall current consumption.

表 9-4 shows a selection of input and output capacitors.


表 9-4. Capacitor Options

CAPACITANCE [ $\mu\text{F}$ ]	CAPACITOR PART NUMBER	SIZE IMPERIAL (METRIC)	DIMENSIONS L × W × T	SUPPLIER <sup>(1)</sup>
4.7	GRM155R60J475ME47D	0402 (1005)	1.0 mm × 0.5 mm × 0.6 mm maximum	Murata
4.7	GRM035R60J475ME15	0201 (0603)	0.6 mm × 0.3 mm × 0.55 mm maximum	Murata
10	GRM155R60J106ME15D	0402 (1005)	1.0 mm × 0.5 mm × 0.65 mm maximum	Murata


(1) See [Third-party Products Disclaimer](#).

### 9.2.3 Application Curves


$V_{IN} = 3.8\text{ V}$ ,  $V_{OUT} = 1.1\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted




9-2. Efficiency




9-3. Efficiency




9-4. Efficiency




9-5. Efficiency



9-6. Efficiency, Inductor Comparison




9-7. Efficiency




$V_{OUT} = 1.1\text{ V}$  Auto Power Save Mode

図 9-8. Switching Frequency




$V_{OUT} = 1.1\text{ V}$

図 9-9. Switching Frequency



VSEL = HIGH


図 9-10. PFM Mode Operation



$I_{OUT} = 500\text{ mA}$


VSEL = HIGH

図 9-11. PWM-Mode Operation



Default voltage setting


図 9-12. DVS by VSEL, Different Ramp Speed Settings



Default voltage setting


図 9-13. DVS by VSEL, Different Ramp Speed Settings





Power Save Mode is active

☒ 9-14. Standard Operation:  $V_{OUT}$  Change



Power Save Mode is active

☒ 9-15. FPWM-Mode During  $V_{OUT}$  Change Enabled

### 9.3 Typical Application, TPS628600, TPS62860x




図 9-16. TPS628600, Typical Application




図 9-17. TPS62860x, Typical Application

#### 9.3.1 Design Requirements

表 9-5 shows the list of components for the application circuit and the characteristic application curves.

表 9-5. Components for Application Characteristic Curves


REFERENCE	DESCRIPTION	VALUE	SIZE [L × W × T]	MANUFACTURER <sup>(1)</sup>
TPS628610	Step down converter, 1 A		1.4 mm × 0.70 mm × 0.4 mm maximum	Texas Instruments
C <sub>IN</sub>	Ceramic capacitor, GRM155R60J475ME47D	4.7 μF	0402 (1 mm × 0.5 mm × 0.6 mm maximum)	Murata
C <sub>OUT</sub>	Ceramic capacitor, GRM155R60J106ME15D	10 μF	0402 (1 mm × 0.5 mm × 0.65 mm max.)	Murata
L	Inductor DFE201610E	1 μH	0805 (2.0 mm × 1.6 mm × 1.0 mm max.)	Murata

(1) See [Third-party Products Disclaimer](#).

#### 9.3.2 Detailed Design Procedure

See [セクション 9.2.2](#).

### 9.3.3 Application Curves



## 9.4 Power Supply Recommendations

The power supply must provide a current rating according to the supply voltage, output voltage, and output current of the TPS6286x.


## 9.5 Layout

### 9.5.1 Layout Guidelines

The pinout of the TPS6286x converter has been optimized to enable a single top layer PCB routing of the converter and the critical passive components such as  $C_{IN}$ ,  $C_{OUT}$ , and  $L$ . This pinout allows the connection of tiny components such as 0201 (0603) size capacitors and 0402 (1005) size inductor. A design size smaller than  $5\text{ mm}^2$  can be achieved with a fixed output voltage.

- As for all switching power supplies, the layout is an important step in the design. A specified performance requires the correct on board layout.
- Provide a low inductance, low impedance ground path. Therefore, use wide and short traces for the main current paths.
- Place the input capacitor as close as possible to the  $V_{IN}$  and GND pins of the converter. This is the most critical component placement.
- The VOS line is a sensitive, high impedance line and must be connected to the output capacitor and routed away from noisy components and traces (for example, SW line) or other noise sources.

### 9.5.2 Layout Example



**9-20. PCB Layout Example**

## 10 Device and Documentation Support

### 10.1 Device Support

#### 10.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

#### 10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[www.tij.co.jp](http://www.tij.co.jp) のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

#### 10.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

#### 10.4 Trademarks

I2C™ is a trademark of NXP Semiconductors.

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 10.6 用語集

[テキサス・インスツルメンツ用語集](#)

この用語集には、用語や略語の一覧および定義が記載されています。

## 11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision F (October 2023) to Revision G (January 2025)	Page
• I <sup>2</sup> C に言及している場合、すべての旧式の用語をコントローラおよびターゲットに変更 .....	1
• データシートに TPS628605 および TPS628606 を追加.....	1
• Added TPS628605 and TPS628606 to <i>Device Comparison</i> table.....	3
• Added column for I2C Address to the <i>Device Comparison</i> table.....	3
• Added TPS628605 and TPS628606 to 表 5-1 .....	4
• Moved sub-sections セクション 7.4.1, セクション 7.4.2, セクション 7.4.3, and セクション 7.4.4 from the <i>Feature Description</i> into the <i>Device Functional Modes</i> .....	13

Changes from Revision E (April 2023) to Revision F (October 2023)	Page
• データシートに TPS628604 を追加し、TPS628602 を削除.....	1

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2025, Texas Instruments Incorporated

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS628600YCHR	ACTIVE	DSBGA	YCH	8	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	S	<a href="#">Samples</a>
TPS628601YCHR	ACTIVE	DSBGA	YCH	8	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	T	<a href="#">Samples</a>
TPS628603YCHR	ACTIVE	DSBGA	YCH	8	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	Q	<a href="#">Samples</a>
TPS628604YCHR	ACTIVE	DSBGA	YCH	8	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	Q	<a href="#">Samples</a>
TPS628610YCHR	ACTIVE	DSBGA	YCH	8	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	U	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS628600YCHR	DSBGA	YCH	8	12000	180.0	8.4	0.81	1.53	0.43	2.0	8.0	Q1
TPS628601YCHR	DSBGA	YCH	8	12000	180.0	8.4	0.81	1.53	0.43	2.0	8.0	Q1
TPS628603YCHR	DSBGA	YCH	8	12000	180.0	8.4	0.81	1.53	0.43	2.0	8.0	Q1
TPS628604YCHR	DSBGA	YCH	8	12000	180.0	8.4	0.81	1.53	0.43	2.0	8.0	Q1
TPS628610YCHR	DSBGA	YCH	8	12000	180.0	8.4	0.81	1.53	0.43	2.0	8.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS628600YCHR	DSBGA	YCH	8	12000	182.0	182.0	20.0
TPS628601YCHR	DSBGA	YCH	8	12000	182.0	182.0	20.0
TPS628603YCHR	DSBGA	YCH	8	12000	182.0	182.0	20.0
TPS628604YCHR	DSBGA	YCH	8	12000	182.0	182.0	20.0
TPS628610YCHR	DSBGA	YCH	8	12000	182.0	182.0	20.0


YCH0008



# PACKAGE OUTLINE

## DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


YCH0008

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 50X



SOLDER MASK DETAILS  
NOT TO SCALE

4225328/B 06/2023

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

# EXAMPLE STENCIL DESIGN

YCH0008

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.075 mm THICK STENCIL  
SCALE: 50X

4225328/B 06/2023

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated