TPS54560 4.5V～60V入力、5A、降圧型DC/DCコンバータ、Eco-mode™搭載

1 特長

- 軽負荷で高い効率を実現するパルス・スキップEco-mode™
- 92mΩのハイサイドMOSFET
- 静止電流: 146μA
  シャットダウン時電流: 2μA
- 固定スイッチング周波数: 100kHz～2.5MHz
- 外部クロックに同期
- 内蔵のブート再充電FETにより軽負荷時のドロップアウトを低減
- 調整可能なUVLO電圧およびヒステリシス
- 内部基準電圧: 0.8V、1%
- 8端子のHSOP PowerPAD™パッケージ
- 動作温度範囲T_J = -40℃～150℃
- TPS54560を使用するカスタム設計をWEBENCH® Power Designerで作成

2 アプリケーション

- 産業用オートメーションおよびモーター制御
- 車載用アクセサリ: GPS、エンターテイメント
- USB専用充電ポートおよびバッテリー・チャージャ
- 12V、24V、48Vの産業用、車載用、通信用電源システム

3 概要

TPS54560は、ハイサイドMOSFETを内蔵した60V、5Aの降圧型レギュレータです。ISO 7637に準拠し、最大65Vの負荷ダンプ・パルスに耐えることができます。電流モード制御により、外部補償が単純化され、柔軟な部品選択が可能になります。低リップルのパルス・スキップ・モードを使用すると、無負荷時の消費電流を146μAまで低減できます。イネーブル・ピンをLowにすると、シャットダウン時消費電流が2μAまで減少します。

低電圧誤動作防止は内部で4.3Vに設定されていますが、イネーブル・ピンを使用してさらに高い電圧に設定することができます。起動時の出力電圧の上昇を内部で制御することにより、オーバーシュートを防ぎます。

スイッチング周波数の範囲が広いため、効率または外部部品のサイズを最適化できます。出力電流はサイクル毎に制限されます。周波数フォールドバックと過熱シャットダウン機能によって、過負荷状態時に内部部品および外部部品を保護します。

TPS54560は、熱特性が強化された8端子のHSOP PowerPAD™パッケージで供給されます。

製品情報(1)

発注型番	パッケージ	本体サイズ
TPS54560	HSOP (8)	4.89mm×3.9mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

概略回路図



効率と負荷電流との関係



目次

4 改訂履歴

Revision B (August 2016) から **Revision C** に変更 **Page**

- WEBENCHの特長を変更 ... 1
- Deleted graph: "5V Start/Stop Voltage" from the *Typical Characteristics* ... 10
- Updated text and added Equation 1 in the *Low Dropout Operation and Bootstrap Voltage (BOOT)* ... 13
- Added section: *Custom Design with WEBENCH® Tool* ... 25
- Added new section: *Minimum Input Voltage, V_{IN}* ... 30
- Deleted 2 graphs named "Low Dropout Operation" from the *Application Curves* section ... 33
- 「*WEBENCH®ツールによるカスタム設計*」セクションを追加 ... 40

Revision A (March 2014) から **Revision B** に変更 **Page**

- Changed Package type from HSOIC to HSOP ... 4
- Moved T_{STG} spec from Handling (ESD) ratings table to Absolute Max Ratings table. ... 5
- Added ± sign to ESD voltages ... 5
- Changed µMhos to µs (Siemens) for the Error Amp specification to align with JEDEC ... 7
- Changed conditions statement From "V_{IN} = 12 V " To "T_A = 25°C " for Figure 16 ... 9
- Changed Equation 7 and Equation 8 ... 15
- Added NOTE to Application and Implementation section ... 24
- Changed Equation 27 ... 25

2013年3月発行のものから更新 **Page**

- データシートを新しいTIレイアウトに変更し、「製品情報」表を追加 1
- Added the Handling Ratings table 5
- Added the Recommended Operating Conditions table 5
- Changed the Operating: nonswitching supply current TEST CONDITIONS From: FB = 0.83 V To: FB = 0.9 V 6
- Changed RT/CLK high threshold MAX value From: 1.7 V To: 2 V 6
- Changed Figure 6 title From: HIGH FREQUENCY RANGE To: LOW FREQUENCY RANGE 7
- Changed Figure 7 title From: LOW FREQUENCY RANGE To: HIGH FREQUENCY RANGE 7
- Changed text in the Safe Operating Area 36
- Added the Power Supply Recommendation section 38

5 Pin Configuration and Functions

HSOP PACKAGE
(TOP VIEW)



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
BOOT	1	O	A bootstrap capacitor is required between BOOT and SW. If the voltage on this capacitor is below the minimum required to operate the high side MOSFET, the output is switched off until the capacitor is refreshed.
VIN	2	I	Input supply voltage with 4.5 V to 60 V operating range.
EN	3	I	Enable terminal, with internal pull-up current source. Pull below 1.2 V to disable. Float to enable. Adjust the input undervoltage lockout with two resistors. See the *Enable and Adjusting Undervoltage Lockout* section.
RT/CLK	4	I	Resistor Timing and External Clock. An internal amplifier holds this terminal at a fixed voltage when using an external resistor to ground to set the switching frequency. If the terminal is pulled above the PLL upper threshold, a mode change occurs and the terminal becomes a synchronization input. The internal amplifier is disabled and the terminal is a high impedance clock input to the internal PLL. If clocking edges stop, the internal amplifier is re-enabled and the operating mode returns to resistor frequency programming.
FB	5	I	Inverting input of the transconductance (gm) error amplifier.
COMP	6	O	Error amplifier output and input to the output switch current (PWM) comparator. Connect frequency compensation components to this terminal.
GND	7	–	Ground
SW	8	I	The source of the internal high-side power MOSFET and switching node of the converter.
Thermal Pad		–	GND terminal must be electrically connected to the exposed pad on the printed circuit board for proper operation.

6 Specifications

6.1 Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Input voltage	VIN	–0.3	65	V
	EN	–0.3	8.4	
	BOOT		73	
	FB	–0.3	3	
	COMP	–0.3	3	
	RT/CLK	–0.3	3.6	
Output voltage	BOOT-SW		8	V
	SW	–0.6	65	
	SW, 10-ns Transient	–2	65	
Operating junction temperature		–40	150	°C
Storage temperature range	T_{STG}	–65	150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		MIN	MAX	UNIT
V_{ESD} (1)	Human Body Model (HBM) ESD Stress Voltage (2)		±2000	V
	Charged Device Model (HBM) ESD Stress Voltage (3)		±500	V

(1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges into the device.
(2) Level listed above is the passing level per ANSI/ESDA/JEDEC JS-001. JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process. terminals listed as 1000V may actually have higher performance.
(3) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process. terminals listed as 250V may actually have higher performance.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{IN}	Supply input voltage (1)	$V_O + V_{DO}$	60	V
V_O	Output voltage	0.8	58.8	V
I_O	Output current	0	5	A
T_J	Junction Temperature	–40	150	°C

(1) See Equation 1

6.4 Thermal Information

THERMAL METRIC(1)(2)		TPS54560 DDA (8 PINS)	UNIT
θ_{JA}	Junction-to-ambient thermal resistance (standard board)	42.0	°C/W
ψ_{JT}	Junction-to-top characterization parameter	5.9	°C/W
ψ_{JB}	Junction-to-board characterization parameter	23.4	°C/W
θ_{JCtop}	Junction-to-case(top) thermal resistance	45.8	°C/W
θ_{JCbot}	Junction-to-case(bottom) thermal resistance	3.6	°C/W
θ_{JB}	Junction-to-board thermal resistance	23.4	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.
(2) Power rating at a specific ambient temperature TA should be determined with a junction temperature of 150°C. This is the point where distortion starts to substantially increase. See power dissipation estimate in application section of this data sheet for more information.

6.5 Electrical Characteristics

T_J = –40°C to 150°C, VIN = 4.5 V to 60 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE (VIN TERMINAL)						
	Operating input voltage		4.5		60	V
	Internal undervoltage lockout threshold	Rising	4.1	4.3	4.48	V
	Internal undervoltage lockout threshold hysteresis			325		mV
	Shutdown supply current	EN = 0 V, 25°C, 4.5 V ≤ VIN ≤ 60 V		2.25	4.5	μA
	Operating: nonswitching supply current	FB = 0.9 V, T_A = 25°C		146	175	
ENABLE AND UVLO (EN TERMINAL)						
	Enable threshold voltage	No voltage hysteresis, rising and falling	1.1	1.2	1.3	V
	Input current	Enable threshold +50 mV		–4.6		μA
		Enable threshold –50 mV	–0.58	–1.2	-1.8	
	Hysteresis current		–2.2	–3.4	-4.5	μA
VOLTAGE REFERENCE						
	Voltage reference		0.792	0.8	0.808	V
HIGH-SIDE MOSFET						
	On-resistance	V_{IN} = 12 V, BOOT-SW = 6 V		92	190	mΩ
ERROR AMPLIFIER						
	Input current			50		nA
	Error amplifier dc gain	V_{FB} = 0.8 V		10,000		V/V
	Min unity gain bandwidth			2500		kHz
	Error amplifier source/sink	$V_{(COMP)}$ = 1 V, 100 mV overdrive		±30		μA
	COMP to SW current transconductance			17		A/V
CURRENT LIMIT						
	Current limit threshold	All VIN and temperatures, Open Loop(1)	6.3	7.5	8.8	A
		All temperatures, VIN = 12 V, Open Loop(1)	6.3	7.5	8.3	
		V_{IN} = 12 V, T_A = 25°C, Open Loop(1)	7.1	7.5	7.9	
THERMAL SHUTDOWN						
	Thermal shutdown			176		°C
	Thermal shutdown hysteresis			12		°C
TIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK TERMINAL)						
	Switching frequency range using RT mode		100		2500	kHz
f_{SW}	Switching frequency	R_T = 200 kΩ	450	500	550	kHz
	Switching frequency range using CLK mode		160		2300	kHz
	RT/CLK high threshold			1.55	2	V
	RT/CLK low threshold		0.5	1.2		V

(1) Open Loop current limit measured directly at the SW terminal and is independent of the inductor value and slope compensation.

6.6 Timing Requirements

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ENABLE AND UVLO (EN TERMINAL)					
Enable to COMP active	V_{IN} = 12 V, T_A = 25°C		340		µs
INTERNAL SOFT-START TIME					
Soft-Start Time	f_{SW} = 500 kHz, 10% to 90%		2.1		ms
Soft-Start Time	f_{SW} = 2.5 MHz, 10% to 90%		0.42		ms
ERROR AMPLIFIER					
Error amplifier transconductance (g_M)	–2 µA < I_{COMP} < 2 µA, V_{COMP} = 1 V		350		µs
Error amplifier transconductance (g_M) during soft-start	–2 µA < I_{COMP} < 2 µA, V_{COMP} = 1 V, V_{FB} = 0.4 V		77		µs
CURRENT LIMIT					
Current limit threshold delay			60		ns
TIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK TERMINAL)					
Minimum CLK input pulse width			15		ns
RT/CLK falling edge to SW rising edge delay	Measured at 500 kHz with RT resistor in series		55		ns
PLL lock in time	Measured at 500 kHz		78		µs

6.7 Typical Characteristics



Figure 1. On Resistance vs Junction Temperature



Figure 2. Voltage Reference vs Junction Temperature



Figure 3. Switch Current Limit vs Junction Temperature



Figure 4. Switch Current Limit vs Input Voltage

Typical Characteristics (continued)



Figure 5. Switching Frequency vs Junction Temperature



Figure 6. Switching Frequency vs RT/CLK Resistance Low Frequency Range



Figure 7. Switching Frequency vs RT/CLK Resistance High Frequency Range



Figure 8. EA Transconductance vs Junction Temperature



Figure 9. EA Transconductance During Soft-Start vs Junction Temperature



Figure 10. EN Terminal Voltage vs Junction Temperature

Typical Characteristics (continued)



Figure 11. EN Terminal Current vs Junction Temperature



Figure 12. EN Terminal Current vs Junction Temperature



Figure 13. EN Terminal Current Hysteresis vs Junction Temperature



Figure 14. Switching Frequency vs V_{SENSE}



Figure 15. Shutdown Supply Current vs Junction Temperature



Figure 16. Shutdown Supply Current vs Input Voltage (V_{IN})

Typical Characteristics (continued)



Figure 17. V_{IN} Supply Current vs Junction Temperature



Figure 18. V_{IN} Supply Current vs Input Voltage



Figure 19. BOOT-SW UVLO vs Junction Temperature



Figure 20. Input Voltage UVLO vs Junction Temperature



Figure 21. Soft-Start Time vs Switching Frequency

7 Detailed Description

7.1 Overview

The TPS54560 is a 60 V, 5 A, step-down (buck) regulator with an integrated high side n-channel MOSFET. The device implements constant frequency, current mode control which reduces output capacitance and simplifies external frequency compensation. The wide switching frequency range of 100 kHz to 2500 kHz allows either efficiency or size optimization when selecting the output filter components. The switching frequency is adjusted using a resistor to ground connected to the RT/CLK terminal. The device has an internal phase-locked loop (PLL) connected to the RT/CLK terminal that will synchronize the power switch turn on to a falling edge of an external clock signal.

The TPS54560 has a default input start-up voltage of approximately 4.3 V. The EN terminal can be used to adjust the input voltage undervoltage lockout (UVLO) threshold with two external resistors. An internal pull up current source enables operation when the EN terminal is floating. The operating current is 146 μA under no load condition (not switching). When the device is disabled, the supply current is 2 μA.

The integrated 92mΩ high side MOSFET supports high efficiency power supply designs capable of delivering 5 amperes of continuous current to a load. The gate drive bias voltage for the integrated high side MOSFET is supplied by a bootstrap capacitor connected from the BOOT to SW terminals. The TPS54560 reduces the external component count by integrating the bootstrap recharge diode. The BOOT terminal capacitor voltage is monitored by a UVLO circuit which turns off the high side MOSFET when the BOOT to SW voltage falls below a preset threshold. An automatic BOOT capacitor recharge circuit allows the TPS54560to operate at high duty cycles approaching 100%. Therefore, the maximum output voltage is near the minimum input supply voltage of the application. The minimum output voltage is the internal 0.8 V feedback reference.

Output overvoltage transients are minimized by an Overvoltage Transient Protection (OVP) comparator. When the OVP comparator is activated, the high side MOSFET is turned off and remains off until the output voltage is less than 106% of the desired output voltage.

The TPS54560 includes an internal soft-start circuit that slows the output rise time during start-up to reduce in-rush current and output voltage overshoot. Output overload conditions reset the soft-start timer. When the overload condition is removed, the soft-start circuit controls the recovery from the fault output level to the nominal regulation voltage. A frequency foldback circuit reduces the switching frequency during start-up and overcurrent fault conditions to help maintain control of the inductor current.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Fixed Frequency PWM Control

The TPS54560 uses fixed frequency, peak current mode control with adjustable switching frequency. The output voltage is compared through external resistors connected to the FB terminal to an internal voltage reference by an error amplifier. An internal oscillator initiates the turn on of the high side power switch. The error amplifier output at the COMP terminal controls the high side power switch current. When the high side MOSFET switch current reaches the threshold level set by the COMP voltage, the power switch is turned off. The COMP terminal voltage will increase and decrease as the output current increases and decreases. The device implements current limiting by clamping the COMP terminal voltage to a maximum level. The pulse skipping Eco-mode is implemented with a minimum voltage clamp on the COMP terminal.

7.3.2 Slope Compensation Output Current

The TPS54560 adds a compensating ramp to the MOSFET switch current sense signal. This slope compensation prevents sub-harmonic oscillations at duty cycles greater than 50%. The peak current limit of the high side switch is not affected by the slope compensation and remains constant over the full duty cycle range.

Feature Description (continued)

7.3.3 Pulse Skip Eco-mode

The TPS54560 operates in a pulse skipping Eco-mode at light load currents to improve efficiency by reducing switching and gate drive losses. If the output voltage is within regulation and the peak switch current at the end of any switching cycle is below the pulse skipping current threshold, the device enters Eco-mode. The pulse skipping current threshold is the peak switch current level corresponding to a nominal COMP voltage of 600 mV.

When in Eco-mode, the COMP terminal voltage is clamped at 600 mV and the high side MOSFET is inhibited. Since the device is not switching, the output voltage begins to decay. The voltage control loop responds to the falling output voltage by increasing the COMP terminal voltage. The high side MOSFET is enabled and switching resumes when the error amplifier lifts COMP above the pulse skipping threshold. The output voltage recovers to the regulated value, and COMP eventually falls below the Eco-mode pulse skipping threshold at which time the device again enters Eco-mode. The internal PLL remains operational when in Eco-mode. When operating at light load currents in Eco-mode, the switching transitions occur synchronously with the external clock signal.

During Eco-mode operation, the TPS54560 senses and controls peak switch current, not the average load current. Therefore the load current at which the device enters Eco-mode is dependent on the output inductor value. The circuit in Figure 33 enters Eco-mode at about 25.3 mA output current. As the load current approaches zero, the device enters a pulse skip mode during which it draws only 146 μA input quiescent current.

7.3.4 Low Dropout Operation and Bootstrap Voltage (BOOT)

The TPS54560 provides an integrated bootstrap voltage regulator. A small capacitor between the BOOT and SW terminals provides the gate drive voltage for the high side MOSFET. The BOOT capacitor is refreshed when the high side MOSFET is off and the external low side diode conducts. The recommended value of the BOOT capacitor is 0.1 μF. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10 V or higher is recommended for stable performance over temperature and voltage.

When operating with a low voltage difference from input to output, the high side MOSFET of the TPS54560 will operate at 100% duty cycle as long as the BOOT to SW terminal voltage is greater than 2.1 V. When the voltage from BOOT to SW drops below 2.1V, the high side MOSFET is turned off and an integrated low side MOSFET pulls SW low to recharge the BOOT capacitor. To reduce the losses of the small low side MOSFET at high output voltages, it is disabled at 24 V output and re-enabled when the output reaches 21.5 V.

Since the gate drive current sourced from the BOOT capacitor is small, the high side MOSFET can remain on for many switching cycles before the MOSFET is turned off to refresh the capacitor. Thus the effective duty cycle of the switching regulator can be high, approaching 100%. The effective duty cycle of the converter during dropout is mainly influenced by the voltage drops across the power MOSFET, the inductor resistance, the low side diode voltage and the printed circuit board resistance.

Equation 1 calculates the minimum input voltage required to regulate the output voltage and ensure normal operation of the device. This calculation must include tolerance of the component specifications and the variation of these specifications at their maximum operating temperature in the application

$$V_{IN}(min) = \frac{V_{OUT} + V_F + R_{dc} \times I_{OUT}}{0.99} + R_{DS(on)} \times I_{OUT} - V_F \quad (1)$$

where

- V_F = Schottky diode forward voltage
- R_{dc} = DC resistance of inductor and PCB
- $R_{DS(on)}$ = High-side MOSFET $R_{DS(on)}$

During high duty cycle (low dropout) conditions, inductor current ripple increases when the BOOT capacitor is being recharged resulting in an increase in output voltage ripple. Increased ripple occurs when the off time required to recharge the BOOT capacitor is longer than the high side off time associated with cycle by cycle PWM control.

Feature Description (continued)

At heavy loads, the minimum input voltage must be increased to ensure a monotonic startup. Equation 2 can be used to calculate the minimum input voltage for this condition.

$$V_{OUT(max)} = D_{(max)} \times (V_{IN(min)} - I_{OUT(max)} \times R_{DS(on)} + V_F) - V_F + I_{OUT(max)} \times R_{dc}$$

where

- $D_{(max)} \geq 0.9$
- IB2SW = 100 µA
- TSW = 1 / Fsw
- VB2SW = VBOOT + V_F
- VBOOT = (1.41 x V_{IN} - 0.554 - V_F / TSW - 1.847 x 10^3 x IB2SW) / (1.41 + 1 / Tsw)
- $R_{DS(on)}$ = 1 / (-0.3 x $VB2SW^2$ + 3.577 x VB2SW - 4.246) (2)

7.3.5 Error Amplifier

The TPS54560 voltage regulation loop is controlled by a transconductance error amplifier. The error amplifier compares the FB terminal voltage to the lower of the internal soft-start voltage or the internal 0.8 V voltage reference. The transconductance (gm) of the error amplifier is 350 µA/V during normal operation. During soft-start operation, the transconductance is reduced to 78 µA/V and the error amplifier is referenced to the internal soft-start voltage.

The frequency compensation components (capacitor, series resistor and capacitor) are connected between the error amplifier output COMP terminal and GND terminal.

7.3.6 Adjusting the Output Voltage

The internal voltage reference produces a precise 0.8 V ±1% voltage reference over the operating temperature and voltage range by scaling the output of a bandgap reference circuit. The output voltage is set by a resistor divider from the output node to the FB terminal. It is recommended to use 1% tolerance or better divider resistors. Select the low side resistor R_{LS} for the desired divider current and use Equation 3 to calculate R_{HS}. To improve efficiency at light loads consider using larger value resistors. However, if the values are too high, the regulator will be more susceptible to noise and voltage errors from the FB input current may become noticeable.

$$R_{HS} = R_{LS} \times \left(\frac{Vout - 0.8V}{0.8\ V} \right) \quad (3)$$

7.3.7 Enable and Adjusting Undervoltage Lockout

The TPS54560 is enabled when the VIN terminal voltage rises above 4.3 V and the EN terminal voltage exceeds the enable threshold of 1.2 V. The TPS54560 is disabled when the VIN terminal voltage falls below 4 V or when the EN terminal voltage is below 1.2 V. The EN terminal has an internal pull-up current source, I1, of 1.2 µA that enables operation of the TPS54560 when the EN terminal floats.

If an application requires a higher undervoltage lockout (UVLO) threshold, use the circuit shown in Figure 22 to adjust the input voltage UVLO with two external resistors. When the EN terminal voltage exceeds 1.2 V, an additional 3.4 µA of hysteresis current, I_{HYS}, is sourced out of the EN terminal. When the EN terminal is pulled below 1.2 V, the 3.4 µA Ihys current is removed. This additional current facilitates adjustable input voltage UVLO hysteresis. Use Equation 4 to calculate R_{UVLO1} for the desired UVLO hysteresis voltage. Use Equation 5 to calculate R_{UVLO2} for the desired VIN start voltage.

In applications designed to start at relatively low input voltages (that is, from 4.5 V to 9 V) and withstand high input voltages (that is, from 40 V to 60 V), the EN terminal may experience a voltage greater than the absolute maximum voltage of 8.4 V during the high input voltage condition. To avoid exceeding this voltage when using the EN resistors, the EN terminal is clamped internally with a 5.8 V zener diode that will sink up to 150 µA.

Feature Description (continued)



Figure 22. Adjustable Undervoltage Lockout (UVLO)



Figure 23. Low Input Voltages Applications

$$R_{UVLO1} = \frac{V_{START} - V_{STOP}}{I_{HYS}} \quad (4)$$

$$R_{UVLO2} = \frac{V_{ENA}}{\frac{V_{START} - V_{ENA}}{R_{UVLO1}} + I_1} \quad (5)$$

7.3.8 Internal Soft-Start

The TPS54560 has an internal digital soft-start that ramps the reference voltage from zero volts to its final value in 1024 switching cycles. The internal soft-start time (10% to 90%) is calculated using Equation 6.

$$t_{SS}(ms) = \frac{1024}{f_{SW}(kHz)} \quad (6)$$

If the EN terminal is pulled below the stop threshold of 1.2 V, switching stops and the internal soft-start resets. The soft-start also resets in thermal shutdown.

7.3.9 Constant Switching Frequency and Timing Resistor (RT/CLK) Terminal)

The switching frequency of the TPS54560 is adjustable over a wide range from 100 kHz to 2500 kHz by placing a resistor between the RT/CLK terminal and GND terminal. The RT/CLK terminal voltage is typically 0.5 V and must have a resistor to ground to set the switching frequency. To determine the timing resistance for a given switching frequency, use Equation 7 or Equation 8 or the curves in Figure 5 and Figure 6. To reduce the solution size one would typically set the switching frequency as high as possible, but tradeoffs of the conversion efficiency, maximum input voltage and minimum controllable on time should be considered. The minimum controllable on time is typically 135 ns which limits the maximum operating frequency in applications with high input to output step down ratios. The maximum switching frequency is also limited by the frequency foldback circuit. A more detailed discussion of the maximum switching frequency is provided in the next section.

$$R_T\ (k\Omega) = \frac{101756}{f\text{sw}\ (kHz)^{1.008}} \quad (7)$$

$$f\text{sw}\ (kHz) = \frac{92417}{RT\ (k\Omega)^{0.991}} \quad (8)$$

Feature Description (continued)

7.3.10 Accurate Current Limit Operation and Maximum Switching Frequency

The TPS54560 implements peak current mode control in which the COMP terminal voltage controls the peak current of the high side MOSFET. A signal proportional to the high side switch current and the COMP terminal voltage are compared each cycle. When the peak switch current intersects the COMP control voltage, the high side switch is turned off. During overcurrent conditions that pull the output voltage low, the error amplifier increases switch current by driving the COMP terminal high. The error amplifier output is clamped internally at a level which sets the peak switch current limit. The TPS54560 provides an accurate current limit threshold with a typical current limit delay of 60 ns. With smaller inductor values, the delay will result in a higher peak inductor current. The relationship between the inductor value and the peak inductor current is shown in Figure 24.



Figure 24. Current Limit Delay

To protect the converter in overload conditions at higher switching frequencies and input voltages, the TPS54560 implements a frequency foldback. The oscillator frequency is divided by 1, 2, 4, and 8 as the FB terminal voltage falls from 0.8 V to 0 V. The TPS54560 uses a digital frequency foldback to enable synchronization to an external clock during normal start-up and fault conditions. During short-circuit events, the inductor current can exceed the peak current limit because of the high input voltage and the minimum controllable on time. When the output voltage is forced low by the shorted load, the inductor current decreases slowly during the switch off time. The frequency foldback effectively increases the off time by increasing the period of the switching cycle providing more time for the inductor current to ramp down.

With a maximum frequency foldback ratio of 8, there is a maximum frequency at which the inductor current can be controlled by frequency foldback protection. Equation 10 calculates the maximum switching frequency at which the inductor current will remain under control when V_{OUT} is forced to $V_{OUT(SC)}$. The selected operating frequency should not exceed the calculated value.

Equation 9 calculates the maximum switching frequency limitation set by the minimum controllable on time and the input to output step down ratio. Setting the switching frequency above this value will cause the regulator to skip switching pulses to achieve the low duty cycle required at maximum input voltage.

Feature Description (continued)

$$f_{SW(max\,skip)} = \frac{1}{t_{ON}} \times \left(\frac{I_O \times R_{dc} + V_{OUT} + V_d}{V_{IN} - I_O \times R_{DS(on)} + V_d} \right)$$

$$f_{SW(shift)} = \frac{f_{DIV}}{t_{ON}} \times \left(\frac{I_{CL} \times R_{dc} + V_{OUT(sc)} + V_d}{V_{IN} - I_{CL} \times R_{DS(on)} + V_d} \right) \quad (9)$$

where

- I_O — *Output current*
- I_{CL} — *Current limit*
- **Rdc** — *inductor resistance*
- V_{IN} — *maximum input voltage*
- V_{OUT} — *output voltage*
- V_{OUTSC} — *output voltage during short*
- **Vd** — *diode voltage drop*
- $R_{DS(on)}$ — *switch on resistance*
- t_{ON} — *controllable on time*
- f_{DIV} — *frequency divide equals (1, 2, 4, or 8)* (10)

7.3.11 Synchronization to RT/CLK Terminal

The RT/CLK terminal can receive a frequency synchronization signal from an external system clock. To implement this synchronization feature connect a square wave to the RT/CLK terminal through either circuit network shown in Figure 25. The square wave applied to the RT/CLK terminal must switch lower than 0.5 V and higher than 1.7 V and have a pulsewidth greater than 15 ns. The synchronization frequency range is 160 kHz to 2300 kHz. The rising edge of the SW will be synchronized to the falling edge of RT/CLK terminal signal. The external synchronization circuit should be designed such that the default frequency set resistor is connected from the RT/CLK terminal to ground when the synchronization signal is off. When using a low impedance signal source, the frequency set resistor is connected in parallel with an ac coupling capacitor to a termination resistor (e.g., 50 Ω) as shown in Figure 25. The two resistors in series provide the default frequency setting resistance when the signal source is turned off. The sum of the resistance should set the switching frequency close to the external CLK frequency. It is recommended to ac couple the synchronization signal through a 10 pF ceramic capacitor to RT/CLK terminal.

The first time the RT/CLK is pulled above the PLL threshold the TPS54560 switches from the RT resistor free-running frequency mode to the PLL synchronized mode. The internal 0.5 V voltage source is removed and the RT/CLK terminal becomes high impedance as the PLL starts to lock onto the external signal. The switching frequency can be higher or lower than the frequency set with the RT/CLK resistor. The device transitions from the resistor mode to the PLL mode and locks onto the external clock frequency within 78 microseconds. During the transition from the PLL mode to the resistor programmed mode, the switching frequency will fall to 150 kHz and then increase or decrease to the resistor programmed frequency when the 0.5 V bias voltage is reapplied to the RT/CLK resistor.

The switching frequency is divided by 8, 4, 2, and 1 as the FB terminal voltage ramps from 0 to 0.8 volts. The device implements a digital frequency foldback to enable synchronizing to an external clock during normal start-up and fault conditions. Figure 26, Figure 27 and Figure 28 show the device synchronized to an external system clock in continuous conduction mode (CCM), discontinuous conduction (DCM), and pulse skip mode (Eco-Mode).

Feature Description (continued)



Figure 25. Synchronizing to a System Clock



Figure 26. Plot of Synchronizing in CCM



Figure 27. Plot of Synchronizing in DCM



Figure 28. Plot of Synchronizing in Eco-mode

Feature Description (continued)

7.3.12 Overvoltage Protection

The TPS54560 incorporates an output overvoltage protection (OVP) circuit to minimize voltage overshoot when recovering from output fault conditions or strong unload transients in designs with low output capacitance. For example, when the power supply output is overloaded the error amplifier compares the actual output voltage to the internal reference voltage. If the FB terminal voltage is lower than the internal reference voltage for a considerable time, the output of the error amplifier will increase to a maximum voltage corresponding to the peak current limit threshold. When the overload condition is removed, the regulator output rises and the error amplifier output transitions to the normal operating level. In some applications, the power supply output voltage can increase faster than the response of the error amplifier output resulting in an output overshoot.

The OVP feature minimizes output overshoot when using a low value output capacitor by comparing the FB terminal voltage to the rising OVP threshold which is nominally 109% of the internal voltage reference. If the FB terminal voltage is greater than the rising OVP threshold, the high side MOSFET is immediately disabled to minimize output overshoot. When the FB voltage drops below the falling OVP threshold which is nominally 106% of the internal voltage reference, the high side MOSFET resumes normal operation.

7.3.13 Thermal Shutdown

The TPS54560 provides an internal thermal shutdown to protect the device when the junction temperature exceeds 176°C. The high side MOSFET stops switching when the junction temperature exceeds the thermal trip threshold. Once the die temperature falls below 164°C, the device reinitiates the power up sequence controlled by the internal soft-start circuitry.

7.3.14 Small Signal Model for Loop Response

Figure 29 shows an equivalent model for the TPS54560 control loop which can be simulated to check the frequency response and dynamic load response. The error amplifier is a transconductance amplifier with a gm_{EA} of 350 μA/V. The error amplifier can be modeled using an ideal voltage controlled current source. The resistor R_o and capacitor C_o model the open loop gain and frequency response of the amplifier. The 1mV ac voltage source between the nodes a and b effectively breaks the control loop for the frequency response measurements. Plotting c/a provides the small signal response of the frequency compensation. Plotting a/b provides the small signal response of the overall loop. The dynamic loop response can be evaluated by replacing R_L with a current source with the appropriate load step amplitude and step rate in a time domain analysis. This equivalent model is only valid for continuous conduction mode (CCM) operation.



Figure 29. Small Signal Model for Loop Response

Feature Description (continued)

7.3.15 Simple Small Signal Model for Peak Current Mode Control

Figure 30 describes a simple small signal model that can be used to design the frequency compensation. The TPS54560 power stage can be approximated by a voltage-controlled current source (duty cycle modulator) supplying current to the output capacitor and load resistor. The control to output transfer function is shown in Equation 11 and consists of a dc gain, one dominant pole, and one ESR zero. The quotient of the change in switch current and the change in COMP terminal voltage (node c in Figure 29) is the power stage transconductance, gm_{PS}. The gm_{PS} for the TPS54560 is 17 A/V. The low-frequency gain of the power stage is the product of the transconductance and the load resistance as shown in Equation 12.

As the load current increases and decreases, the low-frequency gain decreases and increases, respectively. This variation with the load may seem problematic at first glance, but fortunately the dominant pole moves with the load current (see Equation 13). The combined effect is highlighted by the dashed line in the right half of Figure 30. As the load current decreases, the gain increases and the pole frequency lowers, keeping the 0-dB crossover frequency the same with varying load conditions. The type of output capacitor chosen determines whether the ESR zero has a profound effect on the frequency compensation design. Using high ESR aluminum electrolytic capacitors may reduce the number frequency compensation components needed to stabilize the overall loop because the phase margin is increased by the ESR zero of the output capacitor (see Equation 14).



Figure 30. Simple Small Signal Model and Frequency Response for Peak Current Mode Control

Feature Description (continued)

$$\frac{V_{OUT}}{V_C} = Adc \times \frac{\left(1 + \frac{s}{2\pi \times f_Z}\right)}{\left(1 + \frac{s}{2\pi \times f_P}\right)} \quad (11)$$

$$Adc = gm_{ps} \times R_L \quad (12)$$

$$f_P = \frac{1}{C_{OUT} \times R_L \times 2\pi} \quad (13)$$

$$f_Z = \frac{1}{C_{OUT} \times R_{ESR} \times 2\pi} \quad (14)$$

7.3.16 Small Signal Model for Frequency Compensation

The TPS54560 uses a transconductance amplifier for the error amplifier and supports three of the commonly-used frequency compensation circuits. Compensation circuits Type 2A, Type 2B, and Type 1 are shown in Figure 31. Type 2 circuits are typically implemented in high bandwidth power-supply designs using low ESR output capacitors. The Type 1 circuit is used with power-supply designs with high-ESR aluminum electrolytic or tantalum capacitors. Equation 15 and Equation 16 relate the frequency response of the amplifier to the small signal model in Figure 31. The open-loop gain and bandwidth are modeled using the R_O and C_O shown in Figure 31. See the application section for a design example using a Type 2A network with a low ESR output capacitor.

Equation 15 through Equation 24 are provided as a reference. An alternative is to use WEBENCH software tools to create a design based on the power supply requirements.



Figure 31. Types of Frequency Compensation

Feature Description (continued)



Figure 32. Frequency Response of the Type 2A and Type 2B Frequency Compensation

$$Ro = \frac{Aol(V/V)}{gm_{ea}} \quad (15)$$

$$C_O = \frac{gm_{ea}}{2\pi \times BW\ (Hz)} \quad (16)$$

$$EA = A0 \times \frac{\left(1 + \frac{s}{2\pi \times f_{Z1}}\right)}{\left(1 + \frac{s}{2\pi \times f_{P1}}\right) \times \left(1 + \frac{s}{2\pi \times f_{P2}}\right)} \quad (17)$$

$$A0 = gm_{ea} \times Ro \times \frac{R2}{R1 + R2} \quad (18)$$

$$A1 = gm_{ea} \times Ro \,||\, R3 \times \frac{R2}{R1 + R2} \quad (19)$$

$$P1 = \frac{1}{2\pi \times Ro \times C1} \quad (20)$$

$$Z1 = \frac{1}{2\pi \times R3 \times C1} \quad (21)$$

$$P2 = \frac{1}{2\pi \times R3 \,||\, R_O \times (C2 + C_O)} \text{ type 2a} \quad (22)$$

$$P2 = \frac{1}{2\pi \times R3 \,||\, R_O \times C_O} \text{ type 2b} \quad (23)$$

$$P2 = \frac{1}{2\pi \times R_O \times (C2 + C_O)} \text{ type 1} \quad (24)$$

7.4 Device Functional Modes

7.4.1 Operation with V_{IN} < 4.5 V (Minimum V_{IN})

The device is recommended to operate with input voltages above 4.5 V. The typical VIN UVLO threshold is 4.3 V and the device may operate at input voltages down to the UVLO voltage. At input voltages below the actual UVLO voltage, the device will not switch. If EN is externally pulled up to V_{IN} or left floating, when V_{IN} passes the UVLO threshold the device will become active. Switching is enabled the soft start sequence is initiated. The TPS54560 will start at the soft start time determined by the internal soft start time.

7.4.2 Operation with EN Control

The enable threshold voltage is 1.2 V typical. With EN held below that voltage the device is disabled and switching is inhibited even if V_{IN} is above its UVLO threshold. The IC quiescent current is reduced in this state. If the EN voltage is increased above the threshold while V_{IN} is above its UVLO threshold, the device becomes active. Switching is enabled, and the soft start sequence is initiated. The TPS54560 will start at the soft start time determined by the internal soft start time.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS54560 is a 60 V, 5 A, step down regulator with an integrated high side MOSFET. Idea applications are: 12 V, 24 V and 48 V Industrial, automotive and communications power systems

8.2 Typical Application



Figure 33. 5 V Output TPS54560 Design Example

8.2.1 Design Requirements

This guide illustrates the design of a high frequency switching regulator using ceramic output capacitors. A few parameters must be known in order to start the design process. These requirements are typically determined at the system level. Calculations can be done with the aid of WEBENCH or the excel spreadsheet (SLVC452) located on the product page. For this example, start with the following known parameters:

Table 1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUES
Output Voltage	5 V
Transient Response 1.25 A to 3.75 A load step	ΔV_{OUT} = 4 %
Maximum Output Current	5 A
Input Voltage	12 V nom. 7 V to 60 V
Output Voltage Ripple	0.5% of V_{OUT}
Start Input Voltage (rising VIN)	6.5 V
Stop Input Voltage (falling VIN)	5 V

8.2.2 Detailed Design Procedure

8.2.2.1 Custom Design with WEBENCH® Tools

Click here to create a custom design using the TPS54560 device with the WEBENCH® Power Designer.

1. Start by entering your V_{IN}, V_{OUT}, and I_{OUT} requirements.
2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
3. The WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
4. In most cases, you will also be able to:
   - Run electrical simulations to see important waveforms and circuit performance
   - Run thermal simulations to understand the thermal performance of your board
   - Export your customized schematic and layout into popular CAD formats
   - Print PDF reports for the design, and share your design with colleagues
5. Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.2.2.2 Selecting the Switching Frequency

The first step is to choose a switching frequency for the regulator. Typically, the designer uses the highest switching frequency possible since this produces the smallest solution size. High switching frequency allows for lower value inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. The switching frequency that can be selected is limited by the minimum on-time of the internal power switch, the input voltage, the output voltage and the frequency foldback protection.

Equation 9 and Equation 10 should be used to calculate the upper limit of the switching frequency for the regulator. Choose the lower value result from the two equations. Switching frequencies higher than these values results in pulse skipping or the lack of overcurrent protection during a short circuit.

The typical minimum on time, t_{onmin}, is 135 ns for the TPS54560. For this example, the output voltage is 5 V and the maximum input voltage is 60 V, which allows for a maximum switch frequency up to 708 kHz to avoid pulse skipping from Equation 9. To ensure overcurrent runaway is not a concern during short circuits use Equation 10 to determine the maximum switching frequency for frequency foldback protection. With a maximum input voltage of 60 V, assuming a diode voltage of 0.7 V, inductor resistance of 11 mΩ, switch resistance of 92 mΩ, a current limit value of 6 A and short circuit output voltage of 0.1 V, the maximum switching frequency is 855 kHz.

For this design, a lower switching frequency of 400 kHz is chosen to operate comfortably below the calculated maximums. To determine the timing resistance for a given switching frequency, use Equation 7 or the curve in Figure 6. The switching frequency is set by resistor R_3 shown in Figure 33. For 400 kHz operation, the closest standard value resistor is 243 kΩ.

$$f_{SW(max\,skip)} = \frac{1}{135ns} \times \left(\frac{5\ A \times 11\ m\Omega + 5\ V + 0.7\ V}{60\ V - 5\ A \times 92\ m\Omega + 0.7\ V} \right) = 708\ kHz \quad (25)$$

$$f_{SW(shift)} = \frac{8}{135\ ns} \times \left(\frac{6\ A \times 11\ m\Omega + 0.1\ V + 0.7\ V}{60\ V - 6\ A \times 92\ m\Omega + 0.7\ V} \right) = 855\ kHz \quad (26)$$

$$R_T\ (k\Omega) = \frac{101756}{400\ (kHz)^{1.008}} = 242\ k\Omega \quad (27)$$

8.2.2.3 Output Inductor Selection (L_O)

To calculate the minimum value of the output inductor, use Equation 28.

K_{IND} is a ratio that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents impacts the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer, however, the following guidelines may be used.

For designs using low ESR output capacitors such as ceramics, a value as high as K_{IND} = 0.3 may be desirable. When using higher ESR output capacitors, K_{IND} = 0.2 yields better results. Since the inductor ripple current is part of the current mode PWM control system, the inductor ripple current should always be greater than 150 mA for stable PWM operation. In a wide input voltage regulator, it is best to choose relatively large inductor ripple current. This provides sufficienct ripple current with the input voltage at the minimum.

For this design example, K_{IND} = 0.3 and the inductor value is calculated to be 7.6 µH. The nearest standard value is 7.2 µH. It is important that the RMS current and saturation current ratings of the inductor not be exceeded. The RMS and peak inductor current can be found from Equation 30 and Equation 31. For this design, the RMS inductor current is 5 A and the peak inductor current is 5.8 A. The chosen inductor is a WE 7447798720, which has a saturation current rating of 7.9 A and an RMS current rating of 6 A.

As the equation set demonstrates, lower ripple currents will reduce the output voltage ripple of the regulator but will require a larger value of inductance. Selecting higher ripple currents will increase the output voltage ripple of the regulator but allow for a lower inductance value.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative design approach is to choose an inductor with a saturation current rating equal to or greater than the switch current limit of the TPS54560 which is nominally 7.5 A.

$$L_{O(min)} = \frac{V_{IN(max)} - V_{OUT}}{I_{OUT} \times K_{IND}} \times \frac{V_{OUT}}{V_{IN(max)} \times f_{SW}} = \frac{60\ V\ -\ 5\ V}{5\ A\ x\ 0.3} \times \frac{5\ V}{60\ V \times 400\ kHz} = 7.6\ \mu H \quad (28)$$

$$I_{RIPPLE} = \frac{V_{OUT} \times (V_{IN(max)} - V_{OUT})}{V_{IN(max)} \times L_O \times f_{SW}} = \frac{5\ V\ x\ (60\ V\ -\ 5\ V)}{60\ V\ x\ 7.2\ \mu H\ x\ 400\ kHz} = 1.591\ A \quad (29)$$

$$I_{L(rms)} = \sqrt{(I_{OUT})^2 + \frac{1}{12} \times \left(\frac{V_{OUT} \times \left(V_{IN(max)} - V_{OUT}\right)}{V_{IN(max)} \times L_O \times f_{SW}} \right)^2} = \sqrt{(5\ A)^2 + \frac{1}{12} \times \left(\frac{5\ V \times (60\ V\ -\ 5\ V)}{60\ V \times 7.2\ \mu H \times 400\ kHz} \right)^2} = 5\ A \quad (30)$$

$$I_{L(peak)} = I_{OUT} + \frac{I_{RIPPLE}}{2} = 5\ A + \frac{1.591\ A}{2} = 5.797\ A \quad (31)$$

8.2.2.4 Output Capacitor

There are three primary considerations for selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the most stringent of these three criteria.

The desired response to a large change in the load current is the first criteria. The output capacitor needs to supply the increased load current until the regulator responds to the load step. The regulator does not respond immediately to a large, fast increase in the load current such as transitioning from no load to a full load. The regulator usually needs two or more clock cycles for the control loop to sense the change in output voltage and adjust the peak switch current in response to the higher load. The output capacitance must be large enough to supply the difference in current for 2 clock cycles to maintain the output voltage within the specified range. Equation 32 shows the minimum output capacitance necessary, where ΔI_{OUT} is the change in output current, $f$sw is the regulators switching frequency and ΔV_{OUT} is the allowable change in the output voltage. For this example, the transient load response is specified as a 4% change in V_{OUT} for a load step from 1.25 A to 3.75 A. Therefore, ΔI_{OUT} is 3.75 A - 1.25 A = 2.5 A and ΔV_{OUT} = 0.04 × 5 = 0.2 V. Using these numbers gives a minimum capacitance of 62.5 µF. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to be ignored. Aluminum electrolytic and tantalum capacitors have higher ESR that must be included in load step calculations.

The output capacitor must also be sized to absorb energy stored in the inductor when transitioning from a high to low load current. The catch diode of the regulator can not sink current so energy stored in the inductor can produce an output voltage overshoot when the load current rapidly decreases. A typical load step response is shown in Figure 34. The excess energy absorbed in the output capacitor will increase the voltage on the capacitor. The capacitor must be sized to maintain the desired output voltage during these transient periods. Equation 33 calculates the minimum capacitance required to keep the output voltage overshoot to a desired value, where L_O is the value of the inductor, I_{OH} is the output current under heavy load, I_{OL} is the output under light load, V_f is the peak output voltage, and Vi is the initial voltage. For this example, the worst case load step will be from 3.75 A to 1.25 A. The output voltage increases during this load transition and the stated maximum in our specification is 4 % of the output voltage. This makes V_f = 1.04 × 5 = 5.2. Vi is the initial capacitor voltage which is the nominal output voltage of 5 V. Using these numbers in Equation 33 yields a minimum capacitance of 44.1 µF.

Equation 34 calculates the minimum output capacitance needed to meet the output voltage ripple specification, where $f$sw is the switching frequency, $V_{ORIPPLE}$ is the maximum allowable output voltage ripple, and I_{RIPPLE} is the inductor ripple current. Equation 34 yields 19.9 µF.

Equation 35 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification. Equation 35 indicates the ESR should be less than 15.7 mΩ.

The most stringent criteria for the output capacitor is 62.5 µF required to maintain the output voltage within regulation tolerance during a load transient.

Capacitance de-ratings for aging, temperature and dc bias increases this minimum value. For this example, 3 x 47 µF, 10 V ceramic capacitors with 5 mΩ of ESR will be used. The derated capacitance is 87.4 µF, well above the minimum required capacitance of 62.5 µF.

Capacitors are generally rated for a maximum ripple current that can be filtered without degrading capacitor reliability. Some capacitor data sheets specify the Root Mean Square (RMS) value of the maximum ripple current. Equation 36 can be used to calculate the RMS ripple current that the output capacitor must support. For this example, Equation 36 yields 459 mA.

$$C_{OUT} > \frac{2 \times \Delta I_{OUT}}{f_{SW} \times \Delta V_{OUT}} = \frac{2 \times 2.5\ A}{400\ kHz \times 0.2\ V} = 62.5\ \mu F \quad (32)$$

$$C_{OUT} > L_O \times \frac{\left((I_{OH})^2 - (I_{OL})^2\right)}{\left((V_f)^2 - (V_I)^2\right)} = 7.2\ \mu H \times \frac{\left(3.75\ A^2 - 1.25\ A^2\right)}{\left(5.2\ V^2 - 5\ V^2\right)} = 44.1\ \mu F \quad (33)$$

$$C_{OUT} > \frac{1}{8 \times f_{SW}} \times \frac{1}{\left(\frac{V_{ORIPPLE}}{I_{RIPPLE}}\right)} = \frac{1}{8 \times 400\ kHz} \times \frac{1}{\left(\frac{25\ mV}{1.591\ A}\right)} = 19.9\ \mu F \quad (34)$$

$$R_{ESR} < \frac{V_{ORIPPLE}}{I_{RIPPLE}} = \frac{25\ mV}{1.591\ A} = 15.7\ m\Omega \quad (35)$$

$$I_{COUT(rms)} = \frac{V_{OUT} \times \left(V_{IN(max)} - V_{OUT}\right)}{\sqrt{12} \times V_{IN(max)} \times L_O \times f_{SW}} = \frac{5\ V \times (60\ V - 5\ V)}{\sqrt{12} \times 60\ V \times 7.2\ \mu H \times 400\ kHz} = 459\ mA \quad (36)$$

8.2.2.5 Catch Diode

The TPS54560 requires an external catch diode between the SW terminal and GND. The selected diode must have a reverse voltage rating equal to or greater than $V_{IN(max)}$. The peak current rating of the diode must be greater than the maximum inductor current. Schottky diodes are typically a good choice for the catch diode due to their low forward voltage. The lower the forward voltage of the diode, the higher the efficiency of the regulator.

Typically, diodes with higher voltage and current ratings have higher forward voltages. A diode with a minimum of 60 V reverse voltage is preferred to allow input voltage transients up to the rated voltage of the TPS54560.

For the example design, the B560C-13-F Schottky diode is selected for its lower forward voltage and good thermal characteristics compared to smaller devices. The typical forward voltage of the B560C-13-F is 0.70 volts at 5 A.

The diode must also be selected with an appropriate power rating. The diode conducts the output current during the off-time of the internal power switch. The off-time of the internal switch is a function of the maximum input voltage, the output voltage, and the switching frequency. The output current during the off-time is multiplied by the forward voltage of the diode to calculate the instantaneous conduction losses of the diode. At higher switching frequencies, the ac losses of the diode need to be taken into account. The ac losses of the diode are due to the charging and discharging of the junction capacitance and reverse recovery charge. Equation 37 is used to calculate the total power dissipation, including conduction losses and ac losses of the diode.

The B560C-13-F diode has a junction capacitance of 300 pF. Using Equation 37, the total loss in the diode at the maximum input voltage is 3.43 Watts.

If the power supply spends a significant amount of time at light load currents or in sleep mode, consider using a diode which has a low leakage current and slightly higher forward voltage drop.

$$P_D = \frac{\left(V_{IN(max)} - V_{OUT}\right) \times I_{OUT} \times Vfd}{V_{IN(max)}} + \frac{C_j \times f_{SW} \times \left(V_{IN} + Vfd\right)^2}{2} =$$

$$\frac{(60\ V\ -\ 5\ V) \times 5\ A\ x\ 0.7\ V}{60\ V} + \frac{300\ pF\ x\ 400\ kHz\ x\ (60\ V\ +\ 0.7\ V)^2}{2} = 3.43\ W \quad (37)$$

8.2.2.6 Input Capacitor

The TPS54560 requires a high quality ceramic type X5R or X7R input decoupling capacitor with at least 3 μF of effective capacitance. Some applications will benefit from additional bulk capacitance. The effective capacitance includes any loss of capacitance due to dc bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the TPS54560. The input ripple current can be calculated using Equation 38.

The value of a ceramic capacitor varies significantly with temperature and the dc bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is more stable over temperature. X5R and X7R ceramic dielectrics are usually selected for switching regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The input capacitor must also be selected with consideration for the dc bias. The effective value of a capacitor decreases as the dc bias across a capacitor increases.

For this example design, a ceramic capacitor with at least a 60 V voltage rating is required to support the maximum input voltage. Common standard ceramic capacitor voltage ratings include 4 V, 6.3 V, 10 V, 16 V, 25 V, 50 V or 100 V. For this example, four 2.2 μF, 100 V capacitors in parallel are used. Table 2 shows several choices of high voltage capacitors.

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 39. Using the design example values, I_{OUT} = 5 A, C_{IN} = 8.8 μF, $f$sw = 400 kHz, yields an input voltage ripple of 355 mV and a rms input ripple current of 2.26 A.

$$I_{CI(rms)} = I_{OUT}\ x \sqrt{\frac{V_{OUT}}{V_{IN(min)}}\ x\ \frac{\left(V_{IN(min)} - V_{OUT}\right)}{V_{IN(min)}}} = 5\ A \sqrt{\frac{5\ V}{7\ V} \times \frac{(7\ V\ -\ 5\ V)}{7\ V}} = 2.26\ A \quad (38)$$

$$\Delta V_{IN} = \frac{I_{OUT} \times 0.25}{C_{IN} \times f_{SW}} = \frac{5\ A \times 0.25}{8.8\ \mu F \times 400\ kHz} = 355\ mV \quad (39)$$

Table 2. Capacitor Types

VALUE (µF)	EIA Size	VOLTAGE	DIALECTRIC	COMMENTS
1 to 2.2	1210	100 V	X7R	GRM32 series
1 to 4.7		50 V		
1	1206	100 V		GRM31 series
1 to 2.2		50 V		
1 to 1.8	2220	50 V		VJ X7R series
1 to 1.2		100 V		
1 to 3.9	2225	50 V		
1 to 1.8		100 V		
1 to 2.2	1812	100 V		C series C4532
1.5 to 6.8		50 V		
1 to 2.2	1210	100 V		C series C3225
1 to 3.3		50 V		
1 to 4.7	1210	50 V		X7R dielectric series
1		100 V		
1 to 4.7	1812	50 V		
1 to 2.2		100 V		

8.2.2.7 Bootstrap Capacitor Selection

A 0.1-µF ceramic capacitor must be connected between the BOOT and SW terminals for proper operation. A ceramic capacitor with X5R or better grade dielectric is recommended. The capacitor should have a 10 V or higher voltage rating.

8.2.2.8 Undervoltage Lockout Set Point

The Undervoltage Lockout (UVLO) can be adjusted using an external voltage divider on the EN terminal of the TPS54560. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brown outs when the input voltage is falling. For the example design, the supply should turn on and start switching once the input voltage increases above 6.5 V (UVLO start). After the regulator starts switching, it should continue to do so until the input voltage falls below 5 V (UVLO stop).

Programmable UVLO threshold voltages are set using the resistor divider of R_{UVLO1} and R_{UVLO2} between Vin and ground connected to the EN terminal. Equation 4 and Equation 5 calculate the resistance values necessary. For the example application, a 442 kΩ between V_{IN} and EN (R_{UVLO1}) and a 90.9 kΩ between EN and ground (R_{UVLO2}) are required to produce the 6.5 V and 5 V start and stop voltages.

$$R_{UVLO1} = \frac{V_{START} - V_{STOP}}{I_{HYS}} = \frac{6.5\ V - 5\ V}{3.4\ \mu A} = 441\ k\Omega \quad (40)$$

$$R_{UVLO2} = \frac{V_{ENA}}{\frac{V_{START} - V_{ENA}}{R_{UVLO1}} + I_1} = \frac{1.2\ V}{\frac{6.5\ V - 1.2\ V}{442\ k\Omega} + 1.2\ \mu A} = 90.9\ k\Omega \quad (41)$$

8.2.2.9 Output Voltage and Feedback Resistors Selection

The voltage divider of R5 and R6 sets the output voltage. For the example design, 10.2 kΩ was selected for R6. Using Equation 3, R5 is calculated as 53.5 kΩ. The nearest standard 1% resistor is 53.6 kΩ. Due to the input current of the FB terminal, the current flowing through the feedback network should be greater than 1 µA to maintain the output voltage accuracy. This requirement is satisfied if the value of R6 is less than 800 kΩ. Choosing higher resistor values decreases quiescent current and improves efficiency at low output currents but may also introduce noise immunity problems.

$$R_{HS} = R_{LS} \times \frac{V_{OUT} - 0.8\ V}{0.8\ V} = 10.2\ k\Omega \times \left(\frac{5\ V - 0.8\ V}{0.8\ V}\right) = 53.5\ k\Omega \quad (42)$$

8.2.2.10 Minimum Input Voltage, V_{IN}

To ensure proper operation of the device and to keep the output voltage in regulation, the input voltage at the device must be above the value calculated with Equation 43. Using the typical values for the $R_{DS(on)}$, R_{dc} and V_F in this application example, the minimum input voltage is 5.71 V. The BOOT-SW = 3 V curve in Figure 1 was used for R_{HS} = 0.12 Ω because the device will be operating with low drop out. When operating with low dropout, the BOOT-SW voltage is regulated at a lower voltage because the BOOT-SW capacitor is not refreshed every switching cycle. In the final application, the values of $R_{DS(on)}$, R_{dc} and V_F used in this equation must include tolerance of the component specifications and the variation of these specifications at their maximum operating temperature in the application.

$$V_{IN(min)} = \frac{V_{OUT} + V_F + R_{dc} \times I_{OUT}}{0.99} + R_{DS(on)} \times I_{OUT} - V_F$$

$$V_{IN(min)} = \frac{5\ V + 0.5\ V + 0.0113\ \Omega \times 5\ A}{0.99} + 0.12\ \Omega \times 5\ A - 0.5\ V = 5.71\ V \quad (43)$$

8.2.2.11 Compensation

There are several methods to design compensation for DC-DC regulators. The method presented here is easy to calculate and ignores the effects of the slope compensation that is internal to the device. Since the slope compensation is ignored, the actual crossover frequency will be lower than the crossover frequency used in the calculations. This method assumes the crossover frequency is between the modulator pole and the ESR zero and the ESR zero is at least 10 times greater the modulator pole.

To get started, the modulator pole, $f_{p(mod)}$, and the ESR zero, f_{z1} must be calculated using Equation 44 and Equation 45. For C_{OUT}, use a derated value of 87.4 µF. Use equations Equation 46 and Equation 47 to estimate a starting point for the crossover frequency, $f$co. For the example design, $f_{p(mod)}$ is 1821 Hz and $f_{z(mod)}$ is 1100 kHz. Equation 45 is the geometric mean of the modulator pole and the ESR zero and Equation 47 is the mean of modulator pole and half of the switching frequency. Equation 46 yields 44.6 kHz and Equation 47 gives 19.1 kHz. Use the geometric mean value of Equation 46 and Equation 47 for an initial crossover frequency. For this example, after lab measurement, the crossover frequency target was increased to 30 kHz for an improved transient response.

Next, the compensation components are calculated. A resistor in series with a capacitor is used to create a compensating zero. A capacitor in parallel to these two components forms the compensating pole.

$$f_{P(mod)} = \frac{I_{OUT(max)}}{2 \times \pi \times V_{OUT} \times C_{OUT}} = \frac{5\ A}{2\ \times\ \pi\ \times\ 5\ V\ \times\ 87.4\ \mu F} = 1821\ Hz \quad (44)$$

$$f_{Z(mod)} = \frac{1}{2 \times \pi \times R_{ESR} \times C_{OUT}} = \frac{1}{2\ \times\ \pi\ \times\ 1.67\ m\Omega\ \times\ 87.4\ \mu F} = 1100\ kHz \quad (45)$$

$$f_{co1} = \sqrt{f_{p(mod)}\ x\ f_{z(mod)}} = \sqrt{1821\ Hz\ x\ 1100\ kHz} = 44.6\ kHz \quad (46)$$

$$f_{co2} = \sqrt{f_{p(mod)}\ x\ \frac{f_{SW}}{2}} = \sqrt{1821\ Hz\ x\ \frac{400\ kHz}{2}} = 19.1\ kHz \quad (47)$$

To determine the compensation resistor, R4, use Equation 48. Assume the power stage transconductance, gmps, is 17 A/V. The output voltage, V_O, reference voltage, V_{REF}, and amplifier transconductance, gmea, are 5 V, 0.8 V and 350 µA/V, respectively. R4 is calculated to be 16.8 kΩ and a standard value of 16.9 kΩ is selected. Use Equation 49 to set the compensation zero to the modulator pole frequency. Equation 49 yields 5172 pF for compensating capacitor C5. 4700 pF is used for this design.

$$R4 = \left(\frac{2 \times \pi \times f_{co} \times C_{OUT}}{gmps}\right) x \left(\frac{V_{OUT}}{V_{REF}\ x\ gmea}\right) = \left(\frac{2 \times \pi \times 29.2\ kHz\ \times\ 87.4\ \mu F}{17\ A/V}\right) x \left(\frac{5V}{0.8\ V\ x\ 350\ \mu A/V}\right) = 16.8\ k\Omega \quad (48)$$

$$C5 = \frac{1}{2 \times \pi \times R4\ x\ f_{p(mod)}} = \frac{1}{2 \times \pi \times 16.9\ k\Omega\ x\ 1821\ Hz} = 5172\ pF \quad (49)$$

A compensation pole can be implemented if desired by adding capacitor C8 in parallel with the series combination of R4 and C5. Use the larger value calculated from Equation 50 and Equation 51 for C8 to set the compensation pole. The selected value of C8 is 47 pF for this design example.

$$C8 = \frac{C_{OUT} \times R_{ESR}}{R4} = \frac{87.4\ \mu F \times 1.67\ m\Omega}{16.9\ k\Omega} = 8.64\ pF \quad (50)$$

$$C8 = \frac{1}{R4 \times f_{sw} \times \pi} = \frac{1}{16.9\ k\Omega \times 400\ kHz \times \pi} = 47.1\ pF \quad (51)$$

8.2.2.12 Discontinuous Conduction Mode and Eco-mode Boundary

With an input voltage of 12 V, the power supply enters discontinuous conduction mode when the output current is less than 408 mA. The power supply enters Eco-mode when the output current is lower than 25.3 mA. The input current draw is 257 μA with no load.

8.2.2.13 Power Dissipation Estimate

The following formulas show how to estimate the TPS54560 power dissipation under continuous conduction mode (CCM) operation. These equations should not be used if the device is operating in discontinuous conduction mode (DCM).

The power dissipation of the IC includes conduction loss (P_{COND}), switching loss (P_{SW}), gate drive loss (P_{GD}) and supply current (P_Q). Example calculations are shown with the 12 V typical input voltage of the design example.

$$P_{COND} = (I_{OUT})^2 \times R_{DS(on)} \times \left(\frac{V_{OUT}}{V_{IN}}\right) = 5\ A^2 \times 92\ m\Omega \times \frac{5\ V}{12\ V} = 0.958\ W \quad (52)$$

$$P_{SW} = V_{IN} \times f_{SW} \times I_{OUT} \times t_{rise} = 12\ V \times 400\ kHz \times 5\ A \times 4.9\ ns = 0.118\ W \quad (53)$$

$$P_{GD} = V_{IN} \times Q_G \times f_{SW} = 12\ V \times 3nC \times 400\ kHz = 0.014\ W \quad (54)$$

$$P_Q = V_{IN} \times I_Q = 12\ V \times 146\ \mu A = 0.0018\ W$$

where

- I_{OUT} is the output current (A).
- $R_{DS(on)}$ is the on-resistance of the high-side MOSFET (Ω)
- V_{OUT} is the output voltage (V).
- V_{IN} is the input voltage (V).
- fsw is the switching frequency (Hz)
- trise is the SW terminal voltage rise time and can be estimated by trise = V_{IN} x 0.16 ns/V + 3 ns
- Q_G is the total gate charge of the internal MOSFET
- I_Q is the operating nonswitching supply current (55)

Therefore,

$$P_{TOT} = P_{COND} + P_{SW} + P_{GD} + P_Q = 0.958\ W\ +\ 0.118\ W\ +\ 0.014\ W\ +\ 0.0018\ W = 1.092\ W \quad (56)$$

For given T_A,

$$T_J = T_A + R_{TH} \times P_{TOT} \quad (57)$$

For given T_{JMAX} = 150°C

$$T_{A(max)} = T_{J(max)} - R_{TH} \times P_{TOT}$$

where

- Ptot is the total device power dissipation (W)
- T_A is the ambient temperature (°C).
- T_J is the junction temperature (°C).
- R_{TH} is the thermal resistance of the package (°C/W)
- T_{JMAX} is maximum junction temperature (°C)
- T_{AMAX} is maximum ambient temperature (°C). (58)

There will be additional power losses in the regulator circuit due to the inductor ac and dc losses, the catch diode and PCB trace resistance impacting the overall efficiency of the regulator.

8.2.3 Application Curves



Figure 34. Load Transient



Figure 35. Line Transient (8 V to 40 V)



Figure 36. Start-up With VIN



Figure 37. Start-up With EN



Figure 38. Output Ripple CCM



I_{OUT} = 100 mA

Figure 39. Output Ripple DCM



No Load

Figure 40. Output Ripple PSM



Figure 41. Input Ripple CCM



I_{OUT} = 100 mA

Figure 42. Input Ripple DCM



No Load EN Floating

Figure 43. Low Dropout Operation



V_{OUT} = 5 V $f$sw = 400 kHz

Figure 44. Efficiency vs Load Current



V_{OUT} = 5 V $f$sw = 400 kHz

Figure 45. Light Load Efficiency



V_{OUT} = 3.3 V $f$sw = 400 kHz

Figure 46. Efficiency vs Load Current



V_{OUT} = 3.3 V $f$sw = 400 kHz

Figure 47. Light Load Efficiency



Figure 48. Efficiency vs Output Current



V_{IN} = 12 V V_{OUT} = 5 V I_{OUT} = 5 A

Figure 49. Overall Loop Frequency Response



V_{IN} = 12 V V_{OUT} = 5 V $f$sw = 400 kHz

Figure 50. Regulation vs Load Current



V_{OUT} = 5 V I_{OUT} = 5 A $f$sw = 400 kHz

Figure 51. Regulation vs Input Voltage

8.2.3.1 Safe Operating Area

The safe operating area (SOA) of the device is shown in Figure 52, through Figure 55 for 3.3 V, 5 V and 12 V outputs and varying amounts of forced air flow. The temperature derating curves represent the conditions at which the internal and external components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a double-sided PCB with 2 oz. copper, similar to the EVM. Careful attention must be paid to the other components chosen for the design, especially the catch diode. In most of these test conditions, the thermal performance is limited by the catch diode. When operating at high duty cycles or at higher switching frequency the TPS54560 thermal performance can become the limiting factor.



Figure 52. 3.3 V Outputs



Figure 53. 5 V Outputs



Figure 54. 12 V Outputs



Figure 55. Air Flow Conditions
V_{IN} = 36 V, V_O = 12 V

8.3 Inverting Power

The TPS54560can be used to convert a positive input voltage to a negative output voltage. Idea applications are amplifiers requiring a negative power supply. For a more detailed example see SLVA317.



Figure 56. TPS54560 Inverting Power Supply from SLVA317 Application Note

8.4 Split Rail Power Supply

The TPS54560 can be used to convert a positive input voltage to a split rail positive and negative output voltage by using a coupled inductor. Idea applications are amplifiers requiring a split rail positive and negative voltage power supply. For a more detailed example see SLVA369.



Figure 57. TPS54560 Split Rail Power Supply

9 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 4.5 V and 60 V. If the input supply is located more than a few inches from the TPS54560 converter additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 100 μF is a typical choice.

10 Layout

10.1 Layout Guidelines

Layout is a critical portion of good power supply design. There are several signal paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade performance.

- To reduce parasitic effects, the VIN terminal should be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric.
- Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN terminal, and the anode of the catch diode.
- The GND terminal should be tied directly to the power pad under the IC and the PowerPAD™.
- The PowerPAD™ should be connected to internal PCB ground planes using multiple vias directly under the IC.
- The SW terminal should be routed to the cathode of the catch diode and to the output inductor.
- Since the SW connection is the switching node, the catch diode and output inductor should be located close to the SW terminals, and the area of the PCB conductor minimized to prevent excessive capacitive coupling.
- For operation at full rated load, the top side ground area must provide adequate heat dissipating area.
- The RT/CLK terminal is sensitive to noise so the RT resistor should be located as close as possible to the IC and routed with minimal lengths of trace.
- The additional external components can be placed approximately as shown.
- It may be possible to obtain acceptable performance with alternate PCB layouts, however this layout has been shown to produce good results and is meant as a guideline.

10.2 Layout Examples



Figure 58. PCB Layout Example

10.2.1 Estimated Circuit Area

Boxing in the components in the design of Figure 33 the estimated printed circuit board area is 1.025 in^2 (661 mm^2). This area does not include test points or connectors.

11 デバイスおよびドキュメントのサポート

11.1 デバイス・サポート

11.1.1 WEBENCH®ツールによるカスタム設計

ここをクリックすると、TPS54560を使用するカスタム設計を作成するために、 WEBENCH®Power Designerを使用できます。

1. 最初に、V_{IN}、V_{OUT}、I_{OUT}の要件を入力します。
2. オプティマイザのダイヤルを使用して、効率、占有面積、コストなどの主要なパラメータについて設計を最適化し、この設計と、テキサス・インスツルメンツによる他の可能なソリューションとを比較します。
3. WEBENCH Power Designerでは、カスタマイズされた回路図と部品リストを、リアルタイムの価格や部品の在庫情報と併せて参照できます。
4. ほとんどの場合、次の操作も実行できます。
   - 電気的なシミュレーションを実行し、重要な波形と回路の性能を確認する。
   - 熱的なシミュレーションを実行し、基板の熱特性を把握する。
   - カスタマイズされた回路図やレイアウトを、一般的なCADフォーマットでエクスポートする。
   - 設計のレポートをPDFで印刷し、同僚と設計を共有する。
5. WEBENCHツールの詳細は、www.ti.com/WEBENCHでご覧になれます。

11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「*通知を受け取る*」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ ***TIのE2E（Engineer-to-Engineer）コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。***

設計サポート ***TIの設計サポート*** **役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。**

11.4 商標

Eco-mode, PowerPAD, E2E are trademarks of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.

11.5 静電気放電に関する注意事項

これらのデバイスは、限定的なESD（静電破壊）保護機能を内 蔵しています。保存時または取り扱い時は、MOSゲートに対す る静電破壊を防止するために、リード線同士をショートさせて おくか、デバイスを導電フォームに入れる必要があります。

11.6 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。これらの情報は、指定のデバイスに対して提供されている最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS54560DDA	ACTIVE	SO PowerPAD	DDA	8	75	RoHS & Green	NIPDAU | NIPDAUAG	Level-2-260C-1 YEAR	0 to 0	54560	Samples
TPS54560DDAR	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	NIPDAU | NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	54560	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

OTHER QUALIFIED VERSIONS OF TPS54560 :

- Automotive : TPS54560-Q1

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS54560DDA	DDA	HSOIC	8	75	507	8	3940	4.32
TPS54560DDA	DDA	HSOIC	8	75	517	7.87	635	4.25

DDA 8 PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



PACKAGE OUTLINE

DDA0008B

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



PowerPAD is a trademark of Texas Instruments.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MS-012.



LAND PATTERN EXAMPLE
SCALE:10X



SOLDER MASK DETAILS
PADS 1-8

4214849/A 08/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DDA0008B

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:10X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.03 X 3.80
0.125	2.71 X 3.40 (SHOWN)
0.150	2.47 X 3.10
0.175	2.29 X 2.87

4214849/A 08/2016

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

DDA (R–PDSO–G8) PowerPAD™ PLASTIC SMALL–OUTLINE



NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5–1994.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
F. This package complies to JEDEC MS–012 variation BA

DDA (R–PDSO–G8) PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206322–6/L 05/12

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments

DDA (R–PDSO–G8) PowerPAD™ PLASTIC SMALL OUTLINE



Center Power Pad Solder Stencil Opening		
Stencil Thickness	X	Y
0.1mm	3.3	2.6
0.127mm	3.1	2.4
0.152mm	2.9	2.2
0.178mm	2.8	2.1

NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–7351 is recommended for alternate designs.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC–7351 is recommended for alternate designs.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC–7525 for other stencil recommendations.
F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス· デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265