


# TPS4812-Q1 双方向 IMON、低消費電力モード、負荷ウェークアップ、 $I^2t$ 、診断機能付き、100V 低 $I_Q$ 車載用ハイサイドスイッチコントローラ

## 1 特長

- AEC-Q100 車載グレード 1 温度認定済み
- 3.5V~95V の入力範囲 (絶対最大定格 100V)
- 最低 -65V までの逆入出力保護
- 内蔵 12V チャージポンプ
- 低消費電力モードでの  $I_Q = 20\mu\text{A}$  ( $\overline{\text{LPM}} = \text{Low}$ )
- 低シャットダウン電流 ( $\overline{\text{EN/UVLO}} = \text{Low}$ ):  $1\mu\text{A}$
- デュアル ゲートドライブ:  $\overline{\text{GATE}}$ : ソース 0.5A / シンク 2A  $\overline{\text{G}}$ : ソース  $100\mu\text{A}$  / シンク 0.39A
- 調整可能なサーキットブレーカ タイマ ( $I^2t$ ) 付きの高精度  $I^2t$  過電流保護 (IOC)
- 高精度で高速 (5 $\mu\text{s}$ ) の短絡保護機能
- 可変の負荷ウェークアップ スレッシュホールド、または WAKE 通知付きの  $\overline{\text{LPM}}$  トリガによる、低消費電力モードからアクティブ モードへの高速遷移 (5 $\mu\text{s}$ )
- 高精度アナログ双方向電流モニタ出力 (IMON、 $\overline{\text{I\_DIR}}$ ):  $\pm 2\%$  (30mV  $V_{\text{SNS}}$ )
- NTC ベースの過熱検出 (TMP) とモニタリング出力 (ITMPO)
- 短絡フォルト時のフォルト表示 ( $\overline{\text{FLT}}$ )、 $I^2t$ 、チャージポンプ UVLO、過熱
- TPS48120-Q1 ( $I^2t$  イネーブル)、TPS48121-Q1 ( $I^2t$  ディセーブル)
- 高精度 ( $\pm 2\%$ ) で調整可能な低電圧誤動作防止 (UVLO)

## 2 アプリケーション

- [パワー ディストリビューション ボックス](#)
- [ボディコントロール モジュール](#)
- [DC/DC コンバータ](#)
- [バッテリー マネージメント システム](#)



負荷ウェークアップ付き PAAT 負荷を駆動する  
TPS48120-Q1 アプリケーション回路

## 3 概要

TPS4812-Q1 は、保護および診断機能を備えた 低  $I_Q$  のスマート ハイサイド ドライバのファミリーです。このデバイスは、3.5V~95V の広い動作電圧範囲、100V の絶対最大電圧を備えており、12V、24V、48V の車載用システム設計に適しています。

この製品には 2 つのゲート ドライブが内蔵されており、0.5A のソースと 2A のシンク (GATE) と、 $100\mu\text{A}$  のソースと 0.39A のシンク (G) があります。 $\overline{\text{LPM}}$  が Low のとき、低消費電力パスがオンに維持され、メイン FET がオフになり、 $I_Q$  は  $20\mu\text{A}$  (標準値) になります。DRN と CS2- の間に配置された  $R_{\text{BYPASS}}$  抵抗を使用して、自動負荷ウェークアップのスレッシュホールドを調整できます。 $\overline{\text{EN/UVLO}}$  が Low のとき、 $I_Q$  は  $1\mu\text{A}$  (標準値) に減少します。


このデバイスは、高精度の双方向電流センシング ( $\pm 2\%$ ) 出力 (IMON、 $\overline{\text{I\_DIR}}$ ) を備えており、外付け  $R_{\text{SNS}}$  抵抗と  $\overline{\text{FLT}}$  通知を使用して、可変の  $I^2t$  ベースの過電流および短絡保護を実現しています。自動リトライおよびラッチオフフォルト動作は設定可能です。このデバイスは、外部 FET の過熱検出用に、NTC ベースの温度センシング (TMP) およびモニタリング監視出力 (ITMPO) も備えています。

TPS4812-Q1 は、23 ピン VQFN パッケージで供給されます。

### パッケージ情報

部品番号	パッケージ (1)	パッケージ サイズ(2)
TPS48120-Q1、 TPS48121-Q1	RGE (VQFN, 23)	4.00mm × 4.00mm

- (1) 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。
- (2) パッケージ サイズ (長さ × 幅) は公称値で、該当する場合はピンも含まれます。



負荷ウェークアップおよびバルク コンデンサ充電付き  
で PAAT 負荷を駆動する TPS48120-Q1 アプリケーション  
回路



## Table of Contents

<b>1 特長</b> .....	<b>1</b>	<b>9 Application and Implementation</b> .....	<b>39</b>
<b>2 アプリケーション</b> .....	<b>1</b>	9.1 Application Information.....	39
<b>3 概要</b> .....	<b>1</b>	9.2 Typical Application 1: Driving Power at all times (PAAT) Loads With Automatic Load Wakeup.....	39
<b>4 Device Comparison</b> .....	<b>3</b>	9.3 Typical Application 2: Driving Power at all times (PAAT) Loads With Automatic Load Wakeup and Output Bulk Capacitor Charging.....	45
<b>5 Pin Configuration and Functions</b> .....	<b>4</b>	9.4 Power Supply Recommendations.....	48
<b>6 Specifications</b> .....	<b>7</b>	9.5 Layout.....	49
6.1 Absolute Maximum Ratings.....	7	<b>10 Device and Documentation Support</b> .....	<b>51</b>
6.2 ESD Ratings.....	7	10.1 ドキュメントの更新通知を受け取る方法.....	51
6.3 Recommended Operating Conditions.....	7	10.2 サポート・リソース.....	51
6.4 Thermal Information.....	8	10.3 Trademarks.....	51
6.5 Electrical Characteristics.....	8	10.4 静電気放電に関する注意事項.....	51
6.6 Switching Characteristics.....	10	10.5 用語集.....	51
6.7 Typical Characteristics.....	12	<b>11 Revision History</b> .....	<b>51</b>
<b>7 Parameter Measurement Information</b> .....	<b>14</b>	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>51</b>
<b>8 Detailed Description</b> .....	<b>17</b>		
8.1 Overview.....	17		
8.2 Functional Block Diagram.....	18		
8.3 Feature Description.....	19		
8.4 Device Functional Modes.....	33		

## 4 Device Comparison

**表 4-1. Device Comparison**

Device name /Feature	TPS48120-Q1	TPS48121-Q1
I <sup>2</sup> T Protection	Yes	No

## 5 Pin Configuration and Functions




図 5-1. RGE Package, 23-Pin VQFN (Transparent Top View)

表 5-1. Pin Functions

NAME	PIN		TYPE <sup>(1)</sup>	DESCRIPTION
	TPS48120-Q1	TPS48121-Q1		
EN/UVLO	1	1	I	EN/UVLO input. A voltage on this pin above $V_{(UVLOR)}$ 1.21V enables normal operation. If EN/UVLO is below $V_{(UVLOF)}$ then Gate drives are turned OFF. Forcing this pin below $V_{(ENF)}$ 0.3V shuts down the device reducing quiescent current to approximately 1 $\mu$ A (typ). Optionally connect to the input supply through a resistive divider to set the undervoltage lockout. When EN/UVLO is left floating an internal pull down of 100nA pulls EN/UVLO low and keeps the device in OFF state.
$\overline{\text{LPM}}$	2	2	I	Mode control input. When driven high, the device enters into active mode. When driven low, the devices enter into low power mode. If low power mode is not required, $\overline{\text{LPM}}$ pin can be tied to EN/UVLO pin. When $\overline{\text{LPM}}$ is left floating an internal pull down of 100nA pulls $\overline{\text{LPM}}$ low.
INP	3	3	I	Input signal for external FET control. CMOS compatible input reference to GND that sets the state of GATE pin. INP has an internal weak pull down of 100nA to GND to keep GATE pulled to SRC when INP is left floating.
I_DIR	4	4	I	Open drain I_DIR output. This pin is asserted low by device when current through CS1+ and CS1– flows in reverse direction.

**表 5-1. Pin Functions (続き)**

NAME	PIN		TYPE <sup>(1)</sup>	DESCRIPTION
	TPS48120-Q1	TPS48121-Q1		
WAKE	5	5	O	Open drain WAKE output. This pin is asserted low by device when device enters into active mode (when LPM is driven high or when a load wakeup event has occurred).
FLT	6	6	O	Open drain fault output. FLT goes low during charge pump UVLO, Main FET SCP, I <sup>2</sup> t timer trigger, NTC based external FET overtemperature fault. This pin asserts low after the voltage on the I <sup>2</sup> t pin has reached the fault threshold of 2V. This pin indicates the main FET is about to turn off due to an overload condition. This pin asserts low along with GATE turn off during short-circuit. The FLT pin does not go to a high impedance state until the overcurrent condition and the auto-retry time expire.
TMR	7	7	I	Auto-retry or latch timer input after overcurrent fault. A capacitor across TMR pin to GND sets the times for retry periods. Leave open for fastest setting. Connect resistor across C <sub>TMR</sub> from TMR pin to GND for latch-off functionality.
GND	8	8	G	Connect GND to system ground.
IMON	9	9	O	Analog bi-directional current monitor output. This pin sources a scaled down ratio of current through the external current sense resistor R <sub>SNS</sub> . A resistor from this pin to GND converts current proportional to voltage. If unused, leave floating or can be connected to ground.
ITMPO	10	10	O	Analog temperature output. Analog voltage feedback provides a voltage proportional to thermistor temperature. If unused, leave floating.
IOC	11	—	I	Overcurrent detection setting. A resistor across IOC to GND sets the over current comparator threshold. IOC pin can also be driven externally using MCU.
N.C.	—	11	—	No connect.
I <sup>2</sup> t	12	—	O	I <sup>2</sup> t timer input. A capacitor across I <sup>2</sup> t pin to GND sets the times for overcurrent (t <sub>OC</sub> ).
N.C.	—	12	—	No connect.
G	13	13	O	Gate of external bypass FET. 100μA peak source and 0.39A sink capacity. Connect to the gate of the external bypass FET.
BST	14	14	O	High side bootstrapped supply. An external capacitor with a minimum value of 0.1μF should be connected between this pin and SRC. Voltage swing on this pin is 12V to (VIN + 12V).
SRC	15	15	O	Source connection of the external FET.
GATE	16	16	O	High current gate driver pull-up and pull-down. 0.5A peak source and 2A sink capacity. This pin pulls GATE up to BST and down to SRC. For the fastest tun-on and turn-off, tie this pin directly to the gate of the external high side MOSFET in main path.

表 5-1. Pin Functions (続き)

NAME	PIN		TYPE <sup>(1)</sup>	DESCRIPTION
	TPS48120-Q1	TPS48121-Q1		
TMP	18	18	I	Temperature input. Analog connection to external NTC thermistor Connect TMP pin directly to VS if this feature is not used
CS1–	19	19	I	Main path current sense negative input. Connect a resistor ( $R_{SETR}$ ) across CS1– to the external current sense resistor to set IMON gain in reverse direction.
CS1+	20	20	I	Main path current sense positive input. Connect a resistor ( $R_{SETF}$ ) across CS1+ to the external current sense resistor to set IMON gain in forward direction. Connect CS1+ and CS1– to VBATT if main FET current sensing is not used.
ISCP	21	21	I	Short-circuit detection threshold setting. Connect ISCP to DRN if short-circuit protection is not desired.
VS	22	22	P	Supply pin of the controller.
CS2–	23	23	I	Bypass path current sense negative input.
DRN	24	24	I	Main path SCP sense negative input. Connect DRN+ and CS2– together to VBATT after RSNS if bypass path is not used.
GND	Thermal Pad	—	—	Connect exposed thermal pad to GND plane.

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Input pins	VS, CS1+, CS1–, DRN, CS2–, ISCP, TMP to GND	–65	100	V
Input pins	VS, CS1+, CS1–, DRN, CS2–, ISCP, TMP to SRC	–65	100	V
Input pins	SRC to GND	–65	100	V
Input pins	GATE, G, BST to SRC	–0.3	19	V
Input pins	TMR to GND	–0.3	5.5	V
Input pins	IOC to GND, TPS48120-Q1 only	–1	5.5	V
Input pins	EN/UVLO, INP, LPM; $V_{(VS)} > 0$ V	–1	100	V
Input pins	EN/UVLO, INP, LPM; $V_{(VS)} \leq 0$ V	$V_{(VS)}$	$(100 + V_{(VS)})$	V
Input pins	CS1+ to CS1–	–0.3	0.4	V
Input pins	DRN to CS2–	–5	100	V
Output pins	$\overline{\text{FLT}}$ , I_DIR, WAKE to GND	–1	20	V
Output pins	IMON to GND	–1	5.5	V
Output pins	I2t, ITMPO to GND, TPS48120-Q1 only	–1	7.5	V
Output pins	ITMPO to GND, TPS48121-Q1 only	–1	7.5	V
Output pins	GATE, G, BST to GND	–65	112	V
Sink current	$I_{(\overline{\text{FLT}})}$ , $I_{(\text{I\_DIR})}$ , $I_{(\text{WAKE})}$		10	mA
Sink current	$I_{(\text{CS1+})}$ to $I_{(\text{CS1-})}$ , 1msec ; $I_{(\text{DRN})}$ to $I_{(\text{CS2-})}$ , 1msec		100	mA
Operating junction temperature, $T_j$ <sup>(2)</sup>		–40	150	°C
Storage temperature, $T_{\text{stg}}$		–40	150	

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

### 6.2 ESD Ratings

			VALUE	UNIT	
$V_{(\text{ESD})}$	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V	
		Charged device model (CDM), per AEC Q100-011	Corner pins		±750
			Other pins		±500

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	NOM	MAX	UNIT
Input pins	VS, CS1+, CS1–, DRN, CS2–, ISCP, TMP to GND	–60		95	V
Input pins	EN/UVLO, INP, LPM	0		95	V
Input pins	IOC, TMR to GND, , TPS48120-Q1 only	0		5	V
Input pins	TMR to GND, TPS48121-Q1 only	0		5	V
Output pins	I2t, IMON, ITMPO to GND, TPS48120-Q1 only	0		5	V
Output pins	IMON, ITMPO to GND, TPS48121-Q1 only	0		5	V
Output pins	$\overline{\text{FLT}}$ , WAKE, I_DIR to GND	0		15	V
External capacitor	VS, SRC to GND	22			nF

### 6.3 Recommended Operating Conditions (続き)

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	NOM	MAX	UNIT
External capacitor	BST to SRC	0.1			μF
External capacitor	I2t to GND	10			nF
External capacitor	TMR to GND	1			nF
T <sub>j</sub>	Operating junction temperature <sup>(2)</sup>	−40		150	°C

- (1) Recommended Operating Conditions are conditions under which the device is intended to be functional. For specifications and test conditions, see Electrical Characteristics.  
(2) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS4812x-Q1	UNIT
		RGE (VQFN)	
		23 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	43	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	38.3	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	20.8	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.8	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	20.7	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

### 6.5 Electrical Characteristics

T<sub>J</sub> = −40 °C to +125°C. V<sub>(VS)</sub> = 48 V, V<sub>(BST – SRC)</sub> = 12 V, V<sub>(SRC)</sub> = 0 V

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY VOLTAGE (VS)</b>						
V <sub>S</sub>	Operating input voltage		3.5		95	V
V <sub>(S_PORR)</sub>	Input supply POR threshold, rising		2.06	2.6	3.12	V
V <sub>(S_PORF)</sub>	Input supply POR threshold, falling		2	2.5	3.01	V
	Total System Quiescent current, I <sub>(GND)</sub>	V <sub>(EN/UVLO)</sub> = V <sub>(LPM)</sub> = 2 V		430	525	μA
	Total System Quiescent current, I <sub>(GND)</sub>	V <sub>(EN/UVLO)</sub> = V <sub>(LPM)</sub> = 2 V TPS48121-Q1 Only		370	470	μA
	Total System Quiescent current, I <sub>(GND)</sub>	V <sub>(EN/UVLO)</sub> = 2V, V <sub>(LPM)</sub> = 0 V		20	24	μA
I <sub>(SHDN)</sub>	SHDN current, I <sub>(GND)</sub>	V <sub>(SRC)</sub> = 48 V, V <sub>(EN/UVLO)</sub> = 0 V, V <sub>(SRC)</sub> = 0 V		0.9	3.4	μA
I <sub>(REV_VS)</sub>	I <sub>(VS)</sub> leakage current during Reverse Polarity	0 V ≤ V <sub>(VS)</sub> ≤ −65 V			60	μA
I <sub>(REV_SRC)</sub>	I <sub>(SRC)</sub> leakage current during Reverse Polarity	0 V ≤ V <sub>(VS)</sub> ≤ −65 V			27	μA
<b>ENABLE, UNDERVOLTAGE LOCKOUT (EN/UVLO) AND OVER VOLTAGE PROTECTION INPUT (OV)</b>						
V <sub>(UVLOR)</sub>	UVLO threshold voltage, rising		1.16	1.2	1.245	V
V <sub>(UVLOF)</sub>	UVLO threshold voltage, falling		1.09	1.11	1.16	V
V <sub>(ENR)</sub>	Enable threshold voltage for low I <sub>q</sub> shutdown, rising				1	V
V <sub>(ENF)</sub>	Enable threshold voltage for low I <sub>q</sub> shutdown, falling		0.3			V



## 6.5 Electrical Characteristics (続き)

$T_J = -40\text{ }^\circ\text{C}$  to  $+125\text{ }^\circ\text{C}$ .  $V_{(VS)} = 48\text{ V}$ ,  $V_{(BST-SRC)} = 12\text{ V}$ ,  $V_{(SRC)} = 0\text{ V}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{(EN/UVLO)}$	Enable input leakage current	$V_{(EN/UVLO)} = 48\text{ V}$			500	nA
<b>CHARGE PUMP (BST-SRC)</b>						
$I_{(BST\_LPM)}$	Charge Pump Supply current in LPM	$V_{(BST-SRC)} = 10\text{ V}$ , $V_{(EN/UVLO)} = 2\text{ V}$ , $V_{(LPM)} = 0\text{ V}$	175	360	575	$\mu\text{A}$
$I_{(BST\_AM)}$	Charge Pump Supply current in active mode	$V_{(BST-SRC)} = 12\text{ V}$ , $V_{(EN/UVLO)} = 2\text{ V}$ , $V_{(LPM)} = 2\text{ V}$	300	540	775	$\mu\text{A}$
$V_{(BST\_UVLO)}$	$V_{(BST-SRC)}$ UVLO voltage threshold, rising	$V_{(EN/UVLO)} = 2\text{ V}$	7	7.6	8.4	V
	$V_{(BST-SRC)}$ UVLO voltage threshold, falling	$V_{(EN/UVLO)} = 2\text{ V}$	6	6.6	7.2	V
$V_{CP(AM\_LOW)}$	Charge Pump Turn ON voltage in active mode	$V_{(EN/UVLO)} = 2\text{ V}$ , $V_{(LPM)} = 2\text{ V}$	9.5	10.4	12.3	V
$V_{CP(AM\_HIGH)}$	Charge Pump Turnoff voltage in active mode	$V_{(EN/UVLO)} = 2\text{ V}$ , $V_{(LPM)} = 2\text{ V}$	10.42	11.3	13	V
$V_{CP(LPM\_LOW)}$	Charge Pump Turn ON voltage in low power mode	$V_{(EN/UVLO)} = 2\text{ V}$ , $V_{(LPM)} = 0\text{ V}$	8.3	9.3	10.6	V
$V_{CP(LPM\_HIGH)}$	Charge Pump Turnoff voltage in low power mode	$V_{(EN/UVLO)} = 2\text{ V}$ , $V_{(LPM)} = 0\text{ V}$	9.02	10.3	11.8	V
$V_{CP(VS\_3V)}$	Charge Pump Voltage at $V_{(VS)} = 3\text{ V}$	$V_{(EN/UVLO)} = 2\text{ V}$	8			V
$V_{(G\_GOOD)}$	G Drive Good rising threshold w.r.t BST when bypass comparator reference changes from 2 V to 200 mV			2.3		V
$I_{(SRC)}$	SRC pin leakage current	$V_{(EN/UVLO)} = 2\text{ V}$ , $V_{(INP)} = 0$ , $V_{(LPM)} = 2\text{ V}$		1	1.57	$\mu\text{A}$
<b>GATE DRIVER OUTPUTS (GATE, G)</b>						
$I_{(GATE)}$	Peak Source Current			0.5		A
$I_{(GATE)}$	Peak Sink Current			2		A
$I_{(G)}$	Gate charge (sourcing) current, on state			100		$\mu\text{A}$
$I_{(G)}$	G Peak Sink Current			390		mA
<b>CURRENT SENSE AND CURRENT MONITOR (CS1+, CS1-, IMON, I_DIR)</b>						
$V_{(OS\_SET)}$	Input referred offset ( $V_{SNS}$ to $V_{(IMON)}$ scaling)		-140		140	$\mu\text{V}$
$V_{(GE\_SET)}$	Gain error ( $V_{SNS}$ to $V_{(IMON)}$ scaling)		-1		1	%
$V_{(IMON\_Acc)}$	IMON accuracy	$V_{SNS} = \pm 6\text{ mV}$	-5		5	%
$V_{(IMON\_Acc)}$	IMON accuracy	$V_{SNS} = \pm 10\text{ mV}$	-5		5	%
$V_{(IMON\_Acc)}$	IMON accuracy	$V_{SNS} = \pm 15\text{ mV}$	-2		2	%
$V_{(IMON\_Acc)}$	IMON accuracy	$V_{SNS} = \pm 30\text{ mV}$	-2		2	%
<b>OVERCURRENT (I2t) AND SHORT CIRCUIT PROTECTION (IOC, I2t, ISCP, DRN)</b>						
$V_{(OCP)}$	OCP threshold accuracy	$15\text{ mV} \geq V_{(OCP)} \geq 100\text{ mV}$	-7.5		7.5	%
$I^2_{(I2t\_Acc)}$	$I^2$ current accuracy on I2t pin	$15\text{ mV} \geq V_{(OCP)} \geq 100\text{ mV}$ $V_{SNS} = V_{(OCP)} + 50\%$ of $V_{(OCP)}$	-15		15	%
$I^2_{(I2t\_Acc)}$	$I^2$ current accuracy on I2t pin	$15\text{ mV} \geq V_{(OCP)} \geq 100\text{ mV}$ $V_{SNS} = V_{(OCP)} + 100\%$ of $V_{(OCP)}$	-10		10	%
$I^2_{(I2t\_Acc)}$	$I^2$ current accuracy on I2t pin	$15\text{ mV} \geq V_{(OCP)} \geq 100\text{ mV}$ $V_{SNS} = V_{(OCP)} + 200\%$ of $V_{(OCP)}$	-10		10	%
$V_{(I2t\_OC)}$	I2t pin voltage threshold for overcurrent shutdown		1.93	2	2.09	V

## 6.5 Electrical Characteristics (続き)

$T_J = -40\text{ }^\circ\text{C}$  to  $+125\text{ }^\circ\text{C}$ .  $V_{(VS)} = 48\text{ V}$ ,  $V_{(BST-SRC)} = 12\text{ V}$ ,  $V_{(SRC)} = 0\text{ V}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{(I2t\_Charge)}$	Charging current on I2t pin to $V_{(I2t\_OFFSET)}$			5100		$\mu\text{A}$
$R_{(I2t\_Discharge)}$	Internal switch discharge resistance			1200		$\Omega$
$V_{(I2t\_OFFSET)}$	I2t pin offset voltage		490	500	415	mV
$V_{(REF\_OC)}$	IOC pin reference voltage		190	200	205	mV
$V_{(SCP)}$	SCP threshold accuracy	$V_{(SNS\_SCP)} = 20\text{ mV}$ , $R_{(ISCP)} = 732\text{ }\Omega$	19	20	21	mV
$V_{(SCP)}$	SCP threshold accuracy	$V_{(SNS\_SCP)} = 100\text{ mV}$ , $R_{(ISCP)} = 3.92\text{ k}\Omega$	95	100	105	mV
$I_{(SCP)}$	SCP Input Bias current		24.4	25	25.2	$\mu\text{A}$
<b>LOAD WAKEUP COMPARATOR (CS2-, DRN)</b>						
$V_{(LPM\_SCP)}$	Short-circuit threshold in LPM		1.72	2	2.17	V
$V_{(LWU)}$	Load wakeup current threshold		177	200	218	mV
<b>AUTO-RETRY OR LATCH-OFF TIMER (TMR)</b>						
$I_{(TMR\_SRC\_FLT)}$	TMR source current		2	2.5	3	$\mu\text{A}$
$I_{(TMR\_SNK)}$	TMR sink current		2	2.5	3	$\mu\text{A}$
$V_{(TMR\_HIGH)}$	Voltage at TMR pin for AR counter rising threshold		1.04	1.23	1.42	V
$V_{(TMR\_LOW)}$	Voltage at TMR pin for AR counter falling threshold		0.15	0.25	0.39	V
$N_{(A-R\text{ Count})}$				32		
<b>TEMPERATURE MONITOR (CS1-, TMP, ITMPO)</b>						
$V_{(REF\_TMP)}$	Temperature amplifier internal reference voltage		475	500	525	mV
$V_{(ITMPO)}$	Temperature monitor output voltage at $150\text{ }^\circ\text{C}$ $R_{(NTC)} = 10\text{ k}\Omega$ at $25\text{ }^\circ\text{C}$	$R_{(TMP)} = 330\text{ }\Omega$ , $R_{(NTC)} = 309\text{ }\Omega$ at $150\text{ }^\circ\text{C}$ , $R_{(ITMPO)} = 2.55\text{ k}\Omega$	-6		6.64	%
$V_{(ITMPO)}$	Temperature monitor output voltage at $150\text{ }^\circ\text{C}$ $R_{(NTC)} = 47\text{ k}\Omega$ at $25\text{ }^\circ\text{C}$	$R_{(TMP)} = 1\text{ k}\Omega$ , $R_{(NTC)} = 520\text{ }\Omega$ at $150\text{ }^\circ\text{C}$ , $R_{(ITMPO)} = 6.19\text{ k}\Omega$	-6		6.67	%
$I_{(TMP)}$	TMP leakage current				100	nA
$V_{(TMP\_OT)}$	Over temperature threshold		1.9	2	2.06	V
<b>INPUT CONTROLS (INP, INP_G, LPM), &amp; FAULT FLAG (FLT)</b>						
$R_{(FLT)}$ , $R_{(WAKE)}$ , $R_{(I\_DIR)}$	FLT, WAKE, I_DIR Pull-down resistance			70		$\Omega$
$I_{(FLT)}$ , $I_{(WAKE)}$ , $I_{(I\_DIR)}$	FLT, WAKE, I_DIR leakage current	$0\text{ V} \leq V_{(FLT)} \leq 20\text{ V}$ , $0\text{ V} \leq V_{(WAKE)} \leq 20\text{ V}$ , $0\text{ V} \leq V_{(I\_DIR)} \leq 20\text{ V}$			400	nA
$V_{(INP\_H)}$ , $V_{(LPM\_H)}$					2	V
$V_{(INP\_L)}$ , $V_{(LPM\_L)}$			0.72			V
$V_{(INP\_Hys)}$ , $V_{(LPM\_Hys)}$	INP, LPM Hysteresis			400		mV
$I_{(INP)}$ , $I_{(LPM)}$	INP, LPM leakage current				200	nA

## 6.6 Switching Characteristics

$T_J = -40\text{ }^\circ\text{C}$  to  $+125\text{ }^\circ\text{C}$ .  $V_{(VS)} = 48\text{ V}$ ,  $V_{(BST-SRC)} = 12\text{ V}$ ,  $V_{(SRC)} = 0\text{ V}$


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{\text{GATE}(INP\_H)}$	INP Turn ON propagation Delay INP $\uparrow$ to GATE $\uparrow$ , $C_L(\text{GATE}) = 47\text{ nF}$		1.2	2.5	$\mu\text{s}$

## 6.6 Switching Characteristics (続き)


$T_J = -40\text{ }^\circ\text{C}$  to  $+125\text{ }^\circ\text{C}$ .  $V_{(VS)} = 48\text{ V}$ ,  $V_{(BST\_SRC)} = 12\text{ V}$ ,  $V_{(SRC)} = 0\text{ V}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{\text{GATE(INP\_L)}}$	INP Turn OFF propagation Delay	INP ↓ to GATE ↓, $C_{L(\text{GATE})} = 47\text{ nF}$		0.35	1.5	μs
$t_{\text{G\_ON(LPM)}}$	Active mode to LPM mode transition delay	$\overline{\text{LPM}} \downarrow$ to G ↑, $C_{L(\text{G})} = 1\text{ nF}$		1.8	9	μs
$t_{\text{GATE\_OFF(LPM)}}$	Active mode to LPM mode transition delay	$\overline{\text{LPM}} \downarrow$ , G ↑ (above $V_{(\text{G\_GOOD})}$ ) to GATE ↓, WAKE ↑ (low to High Z), $C_{L(\text{GATE})} = 47\text{ nF}$		37	51	μs
$t_{\text{GATE(WAKE\_LPM)}}$	LPM Mode to Active mode transition delay with LPM trigger	$\overline{\text{LPM}} \uparrow$ to GATE ↑, $C_{L(\text{GATE})} = 47\text{ nF}$		3.8	6	μs
$t_{\text{G(WAKE\_LPM)}}$	LPM Mode to Active mode transition delay with LPM trigger	$\overline{\text{LPM}} \uparrow$ , GATE ↑ (above $V_{(\text{G\_GOOD})}$ ) to G ↓, WAKE ↓, $C_{L(\text{G})} = 47\text{ nF}$ , $V_{(\text{LPM})} = 0\text{ V}$		9	15	μs
$t_{\text{GATE(WAKE\_LWU)}}$	GATE turn ON propagation delay during Load wakeup	$V_{(\text{DRN-CS2-})} \uparrow$ $V_{(\text{LWU})}$ to GATE ↑, $C_{L(\text{GATE})} = 47\text{ nF}$ , $V_{(\text{LPM})} = 0\text{ V}$		4	5.5	μs
$t_{\text{G(WAKE\_LWU)}}$	G turn OFF propagation delay during Load wakeup	$V_{(\text{DRN-CS2-})} \uparrow$ $V_{(\text{LWU})}$ , GATE ↑ (above $V_{(\text{G\_GOOD})}$ ) to G ↓, WAKE ↓, $C_{L(\text{G})} = 47\text{ nF}$ , $V_{(\text{LPM})} = 0\text{ V}$		9	15	μs
$t_{\text{GATE(EN\_OFF)}}$	EN Turn OFF Propagation Delay	EN ↓ to GATE ↓, $C_{L(\text{GATE})} = 47\text{ nF}$ , LPM = High		3.1	4.5	μs
$t_{\text{GATE(UVLO\_OFF)}}$	UVLO Turn OFF Propagation Delay	UVLO ↓ to GATE ↓, $C_{L(\text{GATE})} = 47\text{ nF}$ , LPM = High		4	6.5	μs
$t_{\text{GATE(UVLO\_ON)}}$	UVLO to GATE Turn ON Propagation Delay with CBT pre-biased > VPORF and INP kept high	EN/UVLO ↑ to GATE ↑, $C_{L(\text{GATE})} = 47\text{ nF}$ , INP = 2 V, LPM = High		8.5	25	μs
$t_{\text{GATE(VS\_OFF)}}$	GATE Turn OFF Propagation Delay with VS falling < VPORF and INP, EN/UVLO kept high	VS ↓ (cross VPORF) to GATE ↓, $C_{L(\text{GATE})} = 47\text{ nF}$ , INP = EN/UVLO = 2V, LPM = High		25	40	μs
$t_{\text{SC}}$	Short Circuit Protection propagation Delay in Active Mode	$V_{(\text{CS1+CS1-})} \uparrow$ $V_{(\text{SCP})}$ to GATE ↓, $C_{L(\text{GATE})} = 47\text{ nF}$ , $V_{(\text{LPM})} = 2\text{ V}$		3.9	5	μs
$t_{\text{LPM\_SC}}$	Short Circuit Protection propagation Delay in LPM (Powerup into LPM with short)	$V_{(\text{DRN-CS2-})} \uparrow$ $V_{(\text{LPM\_SCP})}$ to GATE ↑, $C_{L(\text{GATE})} = 47\text{ nF}$ , $V_{(\text{LPM})} = 0\text{ V}$		3.1	4.5	μs
$t_{\text{GATE(FLT\_ASSERT)}}$	FLT assertion delay during short circuit	$V_{(\text{CS1+CS1-})} \uparrow$ $V_{(\text{SCP})}$ to FLT ↓		15	21	μs
$t_{\text{GATE(FLT\_DE\_ASSERT)}}$	FLT de-assertion delay during short circuit	$V_{(\text{CS1+CS1-})} \downarrow$ $V_{(\text{SCP})}$ to FLT ↑		3.8		μs
$t_{\text{GATE(FLT\_ASSERT\_BSTUVLO)}}$	FLT assertion delay during GATE Drive UVLO	$V_{(\text{GATE-SRC})} \downarrow$ $V_{(\text{BSTUVLOR})}$ to FLT ↓		30		μs
$t_{\text{GATE(FLT\_DE\_ASSERT\_BSTUVLO)}}$	FLT de-assertion delay during GATE Drive UVLO	$V_{(\text{GATE-SRC})} \uparrow$ $V_{(\text{BSTUVLOR})}$ to FLT ↑		15		μs
$t_{(\text{IDIR\_DELAY})}$	Delay for current direction indication on I_DIR pin	$V_{(\text{SNS})} \uparrow$ or ↓ to $V_{(\text{I\_DIR})} \uparrow$ or ↓		6.5	10	μs


## 6.7 Typical Characteristics




6-1. Shutdown Supply Current vs Supply Voltage




6-2. Operating Quiescent Current in LPM vs Supply Voltage




6-3. Operating Quiescent Current in Active Mode vs Supply Voltage



6-4. Charge Pump Current vs Supply Voltage





6-5. Charge Pump Current vs Temperature



6-6. Charge Pump UVLO Thresholds vs Temperature

## 6.7 Typical Characteristics (continued)



## 7 Parameter Measurement Information




図 7-1. System Wake to Active Mode From Low Power Mode by Load Wakeup





図 7-2. System Wake to Active Mode From Low Power Mode by  $\overline{LPM}$  External Trigger



☒ 7-3. Active Mode to Low Power Mode by  $\overline{LPM}$  Trigger



## 8 Detailed Description

### 8.1 Overview

TPS4812-Q1 is a family of low  $I_Q$  smart high side drivers with protection and diagnostics. The TPS4812-Q1 has wide operating voltage range of 3.5V to 95V and 100V absolute-maximum rating. The device is suitable for 12V, 24V, and 48V automotive system designs.

TPS4812-Q1 has two integrated gate drives with 0.5A peak source and 2A sink gate driver to drive FETs in main path and 100 $\mu$ A source and 0.39A sink capacity for the low power path. The strong gate drive (GATE) enables power switching using parallel FETs in high current system designs where INP pin can be used as the GATE control input.

In the low power mode with  $\overline{\text{LPM}} = \text{Low}$ , the low power path FET (G drive) is kept ON and the main FETs (GATE drive) are turned OFF. The device consumes low  $I_Q$  of 20 $\mu$ A (typ) in this mode. Auto load wakeup threshold and output bulk capacitor charging current can be programmed using  $R_{\text{BYPASS}}$  resistor placed across DRN and CS2– pins in low power path.  $I_Q$  reduces to 1 $\mu$ A (typical) with EN/UVLO pulled low. The device features WAKE output pin to indicate the mode of operation (Active/Low power mode).

The device has accurate current sensing ( $\pm 2\%$  at 30mV  $V_{\text{SNS}}$ ) output (IMON) enabling systems for energy management. The device has integrated accurate and adjustable  $I^2t$  based overcurrent and short circuit protection by using an external  $R_{\text{SNS}}$  resistor. Auto-retry and latch-off fault behavior can be configured.


TPS4812-Q1 indicate fault on open drain  $\overline{\text{FLT}}$  output during overcurrent, short circuit, charge pump under voltage and external FET overtemperature conditions.

TPS4812-Q1 has integrated reverse polarity protection down to  $-65\text{V}$  and do not need any external components to protect the ICs during an input reverse polarity fault.

The device features NTC based temperature sensing (TMP) and monitor output (ITMPO) output to sense overtemperature of external FETs enabling robust thermal system designs.

The TPS4812x-Q1 is available in a 23-pin QFN package.

## 8.2 Functional Block Diagram



## 8.3 Feature Description

### 8.3.1 Charge Pump and Gate Driver Output (VS, GATE, BST, SRC)




図 8-1. Gate Driver

図 8-1 shows a simplified diagram of the charge pump and gate driver circuit implementation. The device houses a strong 0.5A/2A peak source/sink gate driver (GATE) for main FETs Q1, Q2, and 100μA/0.39A peak source/sink current gate driver (G) for bypass FET Q3. The strong gate drivers enable paralleling of FETs in high power system designs ensuring minimum transition time in saturation region. A 12V in active mode, 600μA charge pump is derived from VS terminal and charges the external boot-strap capacitor, C<sub>BST</sub> that is placed across the gate driver (BST and SRC).

VS is the supply pin to the controller. With VS applied and EN/UVLO pulled high, the charge pump turns ON and charges the C<sub>BST</sub> capacitor. After the voltage across C<sub>BST</sub> crosses V<sub>(BST\_UVLO)</sub>, the GATE driver section is activated. The device has a 1V (typical) UVLO hysteresis to ensure chattering less performance during initial GATE turn ON. Choose C<sub>BST</sub> based on the external FET Q<sub>G</sub> and allowed dip during FET turn ON. In active mode, the charge pump remains enabled until the BST to SRC voltage reaches V<sub>CP(HIGH\_AM)</sub>, typically, at which point the charge pump is disabled decreasing the current draw on the VS pin. The charge pump remains disabled until the BST to SRC voltage discharges to V<sub>CP(LOW\_AM)</sub> typically at which point the charge pump is enabled.

The voltage between BST and SRC continue to charge and discharge between V<sub>CP(HIGH\_AM)</sub> and V<sub>CP(LOW\_AM)</sub> in active mode as shown in 図 8-2:




図 8-2. Charge Pump Operation

Use 式 1 to calculate the initial gate driver enable delay:

$$T_{DRV\_EN} = \frac{C_{BST} \times V_{(BST\_UVLOR)}}{600 \mu A} \quad (1)$$

Where,

C<sub>BST</sub> is the charge pump capacitance connected across BST and SRC pins.

V<sub>(BST\_UVLOR)</sub> = 7.6V (typ).

If T<sub>DRV\_EN</sub> needs to be reduced then pre-bias BST terminal externally using an external VAUX or input supply through a low leakage diode D1 as shown in 図 8-3. With this connection, T<sub>DRV\_EN</sub> reduces to 350μs.




図 8-3. TPS4812-Q1 Application Circuit With External Supply to BST

注

$V_{AUX}$  can be supplied by external supply ranging between 8.1V and 15V. Input supply VS can also be connected to BST via D1 diode for reducing  $T_{DRV\_EN}$ .

### 8.3.2 Capacitive Load Driving


Certain end equipment like automotive power distribution unit and zonal controller power different loads including other ECUs. These ECUs can have large input capacitances. If power to the ECUs is switched on in uncontrolled way, large inrush currents can occur and potentially damaging the power FETs.

To limit the inrush current during capacitive load switching, the following system design techniques can be used with TPS4812-Q1 device.

#### 8.3.2.1 Using Low-Power Bypass FET (G Drive) for Load Capacitor Charging

In high-current applications where several FETs are connected in parallel, the gate slew rate control for the main FETs is not recommended due to unequal distribution of inrush currents among the FETs resulting in over sizing of the FETs.

The TPS4812-Q1 integrates gate driver (G) with a dedicated control input ( $\overline{LPM}$ ) and bypass comparator between DRN and CS2– pins. This feature can be used to drive a separate low power bypass FET and pre-charge the capacitive load with inrush current limiting. 図 8-4 shows the low power bypass FET implementation for capacitive load charging using TPS4812-Q1. An external capacitor  $C_g$  reduces the gate turn ON slew rate and controls the inrush current.



**図 8-4. Capacitor Charging Using Gate (G) Slew Rate Control of Low-Power Bypass FET**

During power-up with EN/UVLO pulled high and  $\overline{\text{LPM}}$  pulled low, the device turns ON bypass FET (G) by pulling G high with  $100\mu\text{A}$  of source current and the main FETs (GATE) is kept OFF. In this low power mode (LPM), TPS4812-Q1 senses voltage between DRN and CS2– pins along with VGS of bypass FET (G to SRC). The voltage across DRN and CS2– is compared initially with  $V_{(\text{LPM\_SCP})}$  threshold (2V typical) to detect powerup into short fault event until  $V_{(\text{G\_GOOD})}$  threshold is reached.

After  $V_{(\text{G\_GOOD})}$  threshold is reached, the voltage between DRN and CS2– is compared against  $V_{(\text{LWU})}$  threshold (200mV typ) for load wakeup event. With this scheme capacitor charging current ( $I_{\text{INRUSH}}$ ) can be set at higher than load wakeup threshold ( $I_{\text{LWU}}$ ) and power-up into short event can also be detected reliably as shown in [図 8-5](#).




図 8-5. Timing Diagram for Bulk Capacitor Charging Using Bypass Path

### Setting the Load Wakeup Trigger Threshold:

During normal operation, the series resistor  $R_{BYPASS}$  is used to set load wakeup current threshold. After  $V_{(G\_GOOD)}$  threshold is reached, the voltage between DRN and CS2- is compared against  $V_{(LWU)}$  threshold (200mV typ) for load wakeup event.

$R_{BYPASS}$  can be selected using 式 2:

$$R_{BYPASS} = \frac{V_{(LWU)}}{I_{LWU}} \quad (2)$$

### Setting the INRUSH Current:

Use 式 3 to calculate the  $I_{INRUSH}$ :

$$I_{INRUSH} = C_{LOAD} \times \frac{V_{BATT}}{T_{charge}} \quad (3)$$

Where,

$C_{LOAD}$  is the load capacitance.

$V_{BATT}$  is the input voltage and  $T_{charge}$  is the charge time.

$I_{INRUSH}$  should be always less than wakeup in short in low power mode ( $I_{LPM\_SC}$ ) current which can be calculated using 式 4:

$$I_{LPM\_SC} = \frac{V_{(LPM\_SCP)}}{R_{BYPASS}} \quad (4)$$

Use 式 5 to calculate the required  $C_g$  value.

$$C_g = \frac{C_{LOAD} \times I_{(G)}}{I_{INRUSH}} \quad (5)$$


Where,

$I_{(G)}$  is 100 $\mu$ A (typical),

A series resistor  $R_g$  must be used in conjunction with  $C_g$  to limit the discharge current from  $C_g$  during turn-off. The recommended value for  $R_g$  is between 220 $\Omega$  to 470 $\Omega$ .

After the output capacitor is charged, main FETs can be controlled (GATE drive) and bypass FET (G drive) can be turned OFF by driving  $\overline{LPM}$  high externally. The main FETs (G drive) can now be turned ON by driving INP high.

☒ 8-6 shows application circuit to charge large output capacitors using low power bypass path in high current applications.




☒ 8-6. TPS4812-Q1 Application Circuit for Capacitive Load Driving Using Low-Power Bypass FET (Q<sub>3</sub>) and Series Resistor (R<sub>BYPASS</sub>)

### 8.3.2.2 Using Main FET (GATE Drive) Gate Slew Rate Control

In the applications where low power bypass path is not used, the cap charging can be done using main FET GATE drive control.



For limiting inrush current during turn-ON of the main FET with capacitive loads, use  $R_1$ ,  $R_2$ ,  $C_1$ , and  $D_2$  as shown in 8-7. The  $R_1$  and  $C_1$  components slow down the voltage ramp rate at the gate of main FET. The FET source follows the gate voltage resulting in a controlled voltage ramp across the output capacitors.



8-7. Inrush Current Limiting in Main Path

Use the 6 to calculate the inrush current during turn-ON of the FET.

$$I_{\text{INRUSH}} = C_{\text{LOAD}} \times \frac{V_{\text{BATT}}}{T_{\text{charge}}} \quad (6)$$

$$C_1 = \frac{0.63 \times V_{(\text{BST} - \text{SRC})} \times C_{\text{LOAD}}}{R_1 \times I_{\text{INRUSH}}} \quad (7)$$

Where,

$C_{\text{LOAD}}$  is the load capacitance.

$V_{\text{BATT}}$  is the input voltage and  $T_{\text{charge}}$  is the charge time.

$V_{(\text{BST}-\text{SRC})}$  is the charge pump voltage (12V).

Use a damping resistor  $R_2$  (~10 $\Omega$ ) in series with  $C_1$ . 8 can be used to compute required  $C_1$  value for a target inrush current. A 100k $\Omega$  resistor for  $R_1$  can be a good starting point for calculations.

$D_2$  ensures fast turn OFF of GATE drive by bypassing  $R_1$ .

$C_1$  results in an additional loading on  $C_{\text{BST}}$  to charge during turn-ON. Use 8 to calculate the required  $C_{\text{BST}}$  value:

$$C_{\text{BST}} = \frac{Q_{\text{g}(\text{total})}}{\Delta V_{\text{BST}}} + 10 \times C_1 \quad (8)$$

Where,

$Q_{\text{g}(\text{total})}$  is the total gate charge of the FET.

$\Delta V_{\text{BST}}$  (1V typical) is the ripple voltage across BST to SRC pins.

### 8.3.3 Overcurrent and Short-Circuit Protection

TPS4812-Q1 features integrated accurate  $I^2t$  functionality for the implementation of a robust and flexible overcurrent protection mechanism. This  $I^2t$  functionality features an intelligent circuit breaking aimed at protecting PCB traces, connectors and wire harness from overheating, with no impact on load transients like inrush currents and bulk capacitor charging.

The device also features accurate and configurable short-circuit protection threshold ( $I_{SC}$ ) with fixed response time ( $t_{SC} = 5\mu s$  max).

Figure 8-8 shows the overall current-time characteristics.

- Configurable  $I^2t$  based overcurrent protection ( $I_{OC}$ ) threshold and adjustable response time ( $t_{OC}$  and  $t_{OC\_MIN}$ )
- Adjustable short-circuit threshold ( $I_{SC}$ ) with internally fixed fast response ( $t_{SC}$ )




Figure 8-8. Configurable Current vs Time characteristics curve for TPS4812-Q1

### 8.3.3.1 I<sup>2</sup>t-Based Overcurrent Protection

The I<sup>2</sup>t profile for TPS4812-Q1 is set by two parameters which are I<sup>2</sup>t start overcurrent threshold, I<sub>OC</sub> and I<sup>2</sup>t ampere squared second factor (melting point or breaking point). The overcurrent protection time t<sub>OC</sub> is determined based on set I<sup>2</sup>t factor when load current is higher than set I<sub>OC</sub> threshold.

#### Setting I<sup>2</sup>t Protection Starting Threshold, R<sub>IOC</sub>

The I<sup>2</sup>t protection starting threshold I<sub>OC</sub> is set using an external resistor R<sub>IOC</sub> across IOC and GND pins.

Use 式 9 to calculate the required R<sub>IOC</sub> value:

$$R_{IOC} (\Omega) = \frac{V_{(REF\_OC)}}{K \times (I_{OC})^2} \quad (9)$$

Where,

V<sub>(REF\_OC)</sub> is internal reference voltage of 200mV.

I<sub>OC</sub> is the overcurrent level.

The scaling factor, K can be calculated by 式 10:

$$\text{Scaling factor (K)} = \frac{\left(0.1 \times \frac{R_{SNS}}{R_{SET}}\right)^2}{I_{BIAS}} \quad (10)$$

Where,

I<sub>BIAS</sub> is internal reference current of 5μA.

R<sub>SET</sub> is the resistor connected across CS1+ and input battery supply.

R<sub>SNS</sub> is the current sense resistor.

#### Setting I<sup>2</sup>t Profile, C<sub>I2t</sub>

The device senses the voltage across the external current sense resistor (R<sub>SNS</sub>) through CS1+ and CS1-. When sensed voltage across R<sub>SNS</sub> exceeds I<sub>OC</sub> threshold set by R<sub>IOC</sub> resistor, C<sub>I2t</sub> capacitor starts charging with current proportional to I<sub>LOAD</sub><sup>2</sup> - I<sub>OC</sub><sup>2</sup> current.

The time to turn OFF the gate drive at maximum overcurrent limit (I<sub>OC\_MAX</sub>) can be determined using 式 11:

$$t_{OC\_MIN} (s) = \frac{I2T \text{ factor}}{I_{OC\_MAX} \times I_{OC\_MAX}} \quad (11)$$

注

The maximum overcurrent limit (I<sub>OC\_MAX</sub>) can 5% to 10% below short-circuit protection threshold (I<sub>SC</sub>).

Use 式 12 to calculate the required C<sub>I2t</sub> value.

$$C_{I2t} (F) = \frac{K \times t_{OC\_MIN}}{V_{(I2t\_OC)} - V_{(I2t\_OFFSET)}} \times [I_{OC\_MAX}^2 - I_{OC}^2] \quad (12)$$

Where,

V<sub>(I2t\_OC)</sub> is I<sup>2</sup>t trip threshold voltage of 2V (typ).

V<sub>(I2t\_OFFSET)</sub> is offset voltage of 500mV (typ) on I2t pin during normal operation.


t<sub>OC\_MIN</sub> is the desired overcurrent response time at maximum overcurrent threshold I<sub>OC\_MAX</sub>.

### 8.3.3.1.1 I<sup>2</sup>t-Based Overcurrent Protection With Auto-Retry

The C<sub>I2t</sub> programs the over current protection delay (t<sub>OC\_MIN</sub>) and C<sub>TMR</sub> programs auto-retry time (t<sub>RETRY</sub>). Once the voltage across CS1+ and CS1– exceeds the set point (V<sub>(OCF)</sub>), the C<sub>I2t</sub> capacitor starts charging with current proportional to I<sub>LOAD</sub><sup>2</sup> – I<sub>OC</sub><sup>2</sup> current.

After C<sub>I2t</sub> charges to V<sub>(I2t\_OC)</sub>, GATE pulls low to SRC turning OFF the main FET and  $\overline{\text{FLT}}$  asserts low as same time. Post this event, the auto-retry behavior starts. The C<sub>TMR</sub> starts charging with 2.5μA pullup current till voltage reaches V<sub>(TMR\_HIGH)</sub> level. After this level, capacitor starts discharging with 2.5μA pulldown current.

After the voltage reaches V<sub>(TMR\_LOW)</sub> level, the capacitor starts charging again with 2.5μA pullup. After 32 charging-discharging cycles of C<sub>TMR</sub> the FET turns ON back and  $\overline{\text{FLT}}$  de-asserts after de-assertion delay.



**図 8-9. I<sup>2</sup>t-Based Overcurrent Protection With Auto-Retry**

The auto-retry time can be set by C<sub>TMR</sub> capacitor to be connected across TMR and GND pins as per [式 13](#).

$$t_{\text{RETRY}} \text{ (s)} = 64 \times C_{\text{TMR}} \times \left[ \frac{V_{(\text{TMR\_HIGH})} - V_{(\text{TMR\_LOW})}}{I_{(\text{TMR\_SRC})}} \right] \quad (13)$$

where


V<sub>(TMR\_HIGH)</sub> is 1.2V (typ) and V<sub>(TMR\_LOW)</sub> is 0.2V (typ).

I<sub>(TMR\_SRC)</sub> is internal source current on TMR pin with 2.5μA (typ) value.

### 8.3.3.1.2 I<sup>2</sup>t-Based Overcurrent Protection With Latch-Off

Connect 100kΩ resistor across TMR pin to GND for latch-off configuration.

Latch is reset on falling edge of INP or  $\overline{\text{LPM}}$  going low or EN/UVLO (below  $V_{(\text{ENF})}$ ) or power cycle VS below  $V_{(\text{VS\_PORF})}$ . At low edge, the timer counter is reset and  $C_{\text{TMR}}$  is discharged. GATE pulls up to BST when INP is pulled high.



8-10. I<sup>2</sup>t-Based Overcurrent Protection With Latch-Off

### 8.3.3.2 Short-Circuit Protection

The short-circuit current threshold ( $I_{\text{SC}}$ ) can be set  $R_{\text{ISCP}}$  resistor. Use 式 14 to calculate the required  $R_{\text{ISCP}}$  value.

$$R_{\text{ISCP}} (\text{k}\Omega) = \frac{I_{\text{SC}} \times R_{\text{SNS}} - 1.8}{I_{\text{SCP}}} \quad (14)$$

where

$I_{\text{SC}}$  is the short-circuit current threshold in Ampere.

$R_{\text{SNS}}$  is external current sense resistor in milliohms.

$I_{\text{SCP}}$  is the internal reference current of 25μA.

When the load current exceeds the  $I_{\text{SC}}$  threshold then, GATE pulls low to SRC within 5μs (max) in TPS4812-Q1, protecting the main path FETs and  $\overline{\text{FLT}}$  asserts low at the same time. Subsequent to this event, the charge and discharge cycles of  $C_{\text{TMR}}$  starts similar to the behavior post FET OFF event in the overcurrent protection scheme.

Latch-off can also achieved in the similar way as explained in the overcurrent protection scheme.

### 8.3.4 Analog Current Monitor Output (IMON)

TPS4812-Q1 features an accurate analog load current monitor output (IMON) with adjustable gain (ON in active mode and load wakeup only). The current source at IMON terminal is configured to be proportional to the current

flowing through the  $R_{SNS}$  current sense resistor. This current can be converted to a voltage using a resistor  $R_{IMON}$  from IMON terminal to GND pins.

This voltage, computed using following equation, can be used as a means of monitoring current flow through the system.

Use 式 15 to calculate the  $V_{(IMON)}$  for TPS48120-Q1 variant with  $I^2t$  enabled.

$$V_{(IMON)} = \left( V_{SNS} + V_{(VOS\_SET)} \right) \times \frac{0.9 \times R_{IMON}}{R_{SET}} \quad (15)$$

Use 式 16 to calculate the  $V_{(IMON)}$  for TPS48121-Q1 variant with  $I^2t$  disabled.

$$V_{(IMON)} = \left( V_{SNS} + V_{(VOS\_SET)} \right) \times \frac{R_{IMON}}{R_{SET}} \quad (16)$$

Where,

$$V_{SNS} = I_{LOAD} \times R_{SNS},$$

$V_{(OS\_SET)}$  is the input referred offset ( $\pm 140\mu V$ ) of the current sense amplifier ( $V_{SNS}$  to  $V_{(IMON)}$  scaling),

0.9 is the current mirror factor between the current sense amplifier and the IMON pass FET.

The maximum voltage range for monitoring the current ( $V_{(IMONmax)}$ ) is limited to minimum( $[V_{(VS)} - 0.5V]$ , 5.5V)


to ensure linear output. This puts limitation on maximum value of  $R_{IMON}$  resistor. The IMON pin has an internal clamp of 6.5V (typical).

Accuracy of the current mirror factor is  $< \pm 1\%$ . Use the following equation to calculate the overall accuracy of  $V_{(IMON)}$ .

$$\% V_{(IMON)} = \frac{V_{(OS\_SET)}}{V_{SNS}} \times 100 \quad (17)$$

TPS4812-Q1 features bi-directional current sensing (across CS1+ and CS1-) and monitoring using IMON output to get magnitude of scaled voltage across  $R_{SNS}$  ( $V_{SNS}$ ) and open drain I\_DIR output pin indicating direction of current.

I\_DIR output is pulled high if current is flowing in forward direction whereas I\_DIR is pulled low for reverse current as shown in below figure.



8-11. TPS4812-Q1 Bi-directional Current Monitoring Timing Diagram

### 8.3.5 NTC-Based Temperature Sensing (TMP) and Analog Monitor Output (ITMPO)

TPS4812-Q1 features an integrated temperature monitoring amplifier (ON in active mode and load wakeup only). This temperature monitoring function is implemented with a differential amplifier with input pin as TMP and output pin as ITMPO.

The analog output voltage,  $V_{ITMPO}$  represents the temperature sensed by  $R_{NTC}$  which can be directly read on pin ITMPO (Temperature monitoring output) by microcontroller.

$V_{ITMPO}$  can be calculated based on following equation:

$$V_{ITMPO} = (V_{REF\_TMP} + V_{TMP\_OFFSET}) \times \frac{R_{ITMPO}}{(R_{NTC} + R_{TMP})} \quad (18)$$

where,

$V_{REF\_TMP}$  is 500mV (typical)

$V_{TMP\_OFFSET}$  is  $\pm 5$ mV

$R_{TMP}$  is 330 $\Omega$  for 10k NTC at 25°C

$R_{TMP}$  is 1k $\Omega$  for 47k NTC at 25°C

TPS4812-Q1 has integrated comparator on ITMPO pin to detect external main FET overtemperature fault. When voltage on ITMPO exceeds above  $V_{(TMP\_OT)}$  (2V typ) threshold then main FET (GATE) turns off, device goes into latch-off and  $\overline{FLT}$  asserts low. Latch is reset on falling edge of INP or  $\overline{LPM}$  going low or EN/UVLO (below  $V_{(ENF)}$ ) or power cycle VS below  $V_{(VS\_PORF)}$ .

External FET overtemperature threshold can be programmed based on following equation:

$$V_{(TMP\_OT)} = (V_{REF\_TMP} + V_{TMP\_OFFSET}) \times \frac{R_{ITMPO} + R_{INT}}{(R_{NTC} + R_{TMP})} \quad (19)$$


Where,

$R_{ITMPO}$  is resistor in ohm on ITMPO pin.

$V_{(TMP\_OT)}$  is fixed external FET overtemperature threshold of 2V (typical).

$R_{INT}$  is internal resistor with 200Ω (typical) and 90/340Ω min/max value.

$R_{NTC}$  is the NTC thermistor resistance which varies with the temperature and  $R_{TMP}$  is a normal resistor used to linearize the thermistor behavior with respect to temperature, shown in [Fig 8-12](#):



**Fig 8-12. NTC-Based Temperature Sensing and Monitoring Output**

### 8.3.6 Fault Indication and Diagnosis ( $\overline{FLT}$ )

The TPS4812-Q1 feature integrated charge pump UVLO feature. The voltage across BST-SRC is internally monitored. If the voltage is  $< V_{(BST\_UVLO)}$  then  $\overline{FLT}$  is asserted low. Both the GATE and G gate drives also get disabled in this condition turning OFF main and bypass FETs.  $\overline{FLT}$  gets de-asserted and gate drivers get enabled when BST to SRC voltage rises above  $V_{(BST\_UVLO)}$ .

$\overline{FLT}$  asserts low in TPS4812-Q1 when short-circuit or I2t based overcurrent or charge pump UVLO or NTC based external FET overtemperature is detected.


### 8.3.7 Reverse Polarity Protection

The TPS4812-Q1 devices features integrated reverse polarity protection to protect the device from failing during input and output reverse polarity faults. Reverse polarity faults occur during installation and maintenance of the end equipment. The device is tolerant to reverse polarity voltages down to  $-65V$  both on input and on the output.

On the output side, the device can see transient negative voltages during regular operation due to output cable harness inductance kickbacks when the switches are turned OFF. In such systems the output negative voltage level is limited by the output side TVS or a diode.

### 8.3.8 Undervoltage Protection (UVLO)

TPS4812-Q1 features an accurate undervoltage protection ( $< \pm 2\%$ ) using EN/UVLO pin. When EN/UVLO pin voltage goes below 1.12V(typ), then GATE and G goes low.



**Fig 8-13. Programming Undervoltage Protection Threshold**



## 8.4 Device Functional Modes

### 8.4.1 State Diagram




図 8-14. State Diagram

### 8.4.2 State Transition Timing Diagram






図 8-15. State Transition Timing Diagram With Load Wakeup Event



8-16. State Transition Timing Diagram With LPM Trigger



8-17.  $\overline{LPM}$  and INP Signal Sequencing Consideration to Enter Into Low Power Mode From Active Mode

### 8.4.3 Power Down

If applied VS voltage is below  $V_{(VS\_PORF)}$  then the device is in disabled state. In this mode, the charge pump and all the protection features are disabled. Both the gate drive outputs (GATE and G) are low.

### 8.4.4 Shutdown Mode

With  $VS > V_{(VS\_PORR)}$  and EN/UVLO pulled  $< V_{(ENF)}$ , the device transitions to low  $I_Q$  shutdown mode. In this mode, the charge pump and all the protection features are disabled. Both the gate drive outputs (GATE and G) are low. The device consumes low  $I_Q$  of 1 $\mu A$  (typical) in this mode.

- **Shutdown to Low Power Mode:**

To transition from shutdown to low power mode, drive EN/UVLO high ( $> V_{(ENR)}$ ) and simultaneously drive  $\overline{LPM}$  low for  $> 500\mu s$ .

- **Shutdown to Active Mode:**

To transition from shutdown to active mode directly, drive EN/UVLO and  $\overline{LPM}$  together high at same time.

### 8.4.5 Low Power Mode (LPM)

The device transitions from shutdown to low power mode when EN/UVLO is driven high ( $> V_{(ENR)}$ ) and  $\overline{LPM}$  is driven low for  $> 500\mu s$  simultaneously.

The device can also transition from active mode to low power mode when  $\overline{\text{LPM}}$  is pulled low. When entering from active mode to low power mode,  $\overline{\text{LPM}}$  and INP signal sequencing consideration can be followed as per [8-17](#). Pulling INP low before  $\overline{\text{LPM}}$  results in main FET (GATE drive) turning OFF which can cause output voltage droop momentarily before bypass FET (G drive) turns ON. Pulling INP low after at least 10 $\mu\text{s}$  of  $\overline{\text{LPM}}$  is pulled low makes a seamless transition from active to low power mode without any output voltage dip.

In this mode, charge pump and G gate drive are enabled. The main FET (GATE drive) is OFF and bypass FET (G drive) is turned ON and WAKE pin asserts high in this state. TPS4812-Q1 consumes low  $I_Q$  of 20 $\mu\text{A}$  (typical) in low power mode.

The device transitions from low power mode to active mode when:

- **External Trigger:**  $\overline{\text{LPM}}$  is pulled high externally
- **Internal Trigger:** Load current exceeds load wakeup trigger threshold ( $I_{\text{LWU}}$ )

After load current exceeds load wakeup threshold ( $I_{\text{LWU}}$ ), the device automatically turns ON main FET (GATE drive) first and bypass FET (G drive) is turned OFF after main FET (GATE drive) has fully turned ON and WAKE asserts low indicating the exit from the low power mode.

The device waits for external  $\overline{\text{LPM}}$  signal to go high to transition into Active mode.

Protections available in low power mode are:

- **Input UVLO:** Bypass FET (G drive) is turned OFF when voltage on EN/UVLO falls below  $V_{(\text{UVLOF})}$ .
- **Charge pump UVLO:** Bypass FET (G drive) is turned OFF when voltage between BST to SRC falls below  $V_{(\text{BST\_UVLOF})}$  and  $\overline{\text{FLT}}$  asserts low.
- **Bypass FET Short-circuit Protection (Wakeup in short):** This protection is available until VGS of bypass FET (G to SRC) reaches  $V_{\text{G\_GOOD}}$  threshold. If voltage across DRN and CS2– exceeds the set short-circuit threshold  $V_{(\text{LPM\_SCP})}$  then, the device transitions to LOAD WAKEUP state by turning ON main FET (GATE drive) within  $t_{\text{LPM\_SC}}$  time.

In LOAD WAKEUP state if load current is still high and exceeds set short-circuit threshold ( $V_{\text{SCP}}$ ) then, the device turns OFF main path (GATE drive) and bypass FET (G drive) within  $t_{\text{SC}}$  time. The device goes in auto-retry or latch-off based on the selected configuration and  $\overline{\text{FLT}}$  asserts low.

#### 8.4.6 Active Mode (AM)

The device transitions from shutdown mode to active mode directly when EN/UVLO and  $\overline{\text{LPM}}$  are driven high together at same time.

TPS4812-Q1 transitions from low power mode into active mode by:

- **External Trigger:** Drive  $\overline{\text{LPM}}$  high externally.
- **Internal Trigger:** After load current exceeds load wakeup threshold ( $I_{\text{LWU}}$ ), TPS4812-Q1 automatically turns ON main FET (GATE drive) and turns OFF the bypass FET (G drive). Drive  $\overline{\text{LPM}}$  high after load wakeup event to switch to active mode.

In this mode, charge pump, gate drivers and all protections are enabled. The main FET (GATE drive) can be tuned ON or OFF by driving INP high or low respectively and bypass FET (G drive) is turned OFF and WAKE pin asserts low in this state.

The device exits active mode and enters low power mode when  $\overline{\text{LPM}}$  is pulled low.

Protections available in active state are:

- **Input UVLO:** Main FET (GATE drive) is turned OFF when voltage on EN/UVLO falls below  $V_{(\text{UVLOF})}$ .
- **Charge pump UVLO:** Main FET (GATE drive) is turned OFF when voltage between BST to SRC falls below  $V_{(\text{BST\_UVLOF})}$  and  $\overline{\text{FLT}}$  asserts low.
- **Main path  $I^2t$  protection:** Main FET (GATE drive) is turned OFF when voltage across CS1+ and CS1– remains above  $I^2t$  start threshold ( $V_{(\text{OCP})}$ ) for time set by the  $I^2t$  factor based on  $C_{12t}$ . The device goes in auto-retry or latch-off based on the selected configuration and  $\overline{\text{FLT}}$  asserts low.

- **Main path Short-circuit protection:** Main FET (GATE drive) is turned OFF when voltage across CS1+ and CS1– exceeds the set short-circuit threshold ( $V_{SCP}$ ). The device goes in auto-retry or latch-off based on the selected configuration and FLT asserts low.

## 9 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

### 9.2 Typical Application 1: Driving Power at all times (PAAT) Loads With Automatic Load Wakeup




図 9-1. TPS4812-Q1 Application circuit for driving power at all times (PAAT) loads with automatic load wakeup

#### 9.2.1 Design Requirements

表 9-1. Design Parameters

PARAMETER	VALUE
Typical input voltage, $V_{BATT\_MIN}$ to $V_{BATT\_MAX}$	36V to 60V
Undervoltage lockout set point, $V_{INUVLO}$	24V
Maximum load current, $I_{OUT}$	35A
$I^2t$ Start threshold, $I_{OC}$	40A
$I^2t$ Protection threshold	3000A <sup>2</sup> s
Maximum overcurrent threshold, $I_{OC\_MAX}$	120A
Short-circuit protection threshold, $I_{SC}$	130A
Fault response	Auto-retry
Auto-retry time	1000ms

表 9-1. Design Parameters (続き)

PARAMETER	VALUE
Load wakeup threshold, $I_{LWU}$	200mA

## 9.2.2 Detailed Design Procedure

### Selection of Current Sense Resistor, $R_{SNS}$

The recommended range of the  $I^2t$  based overcurrent protection threshold voltage,  $V_{(SNS\_OCP)}$ , extends from 6mV to 200mV. Values near the low threshold of 6mV can be affected by the system noise. Values near the upper threshold of 200mV can cause high power dissipation in the current sense resistor. To minimize both the concerns, 20mV is selected as the  $I^2t$  protection start threshold voltage. The current sense resistor,  $R_{SNS}$  can be calculated using following equation:

$$R_{SNS} = \frac{V_{(SNS\_OCP)}}{I_{OC}} \quad (20)$$

For 40A ( $I_{OC}$ ) of  $I^2t$  protection start threshold,  $R_{SNS}$  is calculated to be 0.5m $\Omega$ ,

Two of 1m $\Omega$ , 1% sense resistor can be used in parallel.

### Selection of IMON Scaling Resistor, $R_{SET}$

$R_{SET}$  is the resistor connected between VS or input supply and CS1+ pins. This resistor scales the  $I^2t$  based overcurrent protection threshold voltage and coordinates with  $R_{IOC}$ , charging current on  $C_{I2t}$  and  $R_{IMON}$  to determine the  $I^2t$  profile and current monitoring output.

The maximum current on  $I^2t$  pin can be calculated based on short-circuit protection ( $I_{SC}$ ) threshold based on following equation:

$$I_{I2t\_MAX} (\mu A) = K \times I_{SC}^2 \quad (21)$$

where scaling factor, K can be calculate based on below equation:

$$\text{Scaling factor } \left( K \right) = \frac{\left( 0.1 \times \frac{R_{SNS}}{R_{SET}} \right)^2}{I_{BIAS}} \quad (22)$$

$R_{SET}$  needs to adjusted so that  $I_{I2t\_MAX}$  is always less than 100 $\mu$ A. The recommended range of  $R_{SET}$  is 100 $\Omega$ –500 $\Omega$ .

$R_{SET}$  is selected as 300 $\Omega$ , 1% for this design example to get  $I_{I2t\_MAX}$  current <100 $\mu$ A.

### Choosing the Current Monitoring Resistor, $R_{IMON}$

Voltage at IMON pin  $V_{(IMON)}$  is proportional to the output load current. This can be connected to an ADC of the downstream system for monitoring the operating condition and health of the system. The  $R_{IMON}$  must be selected based on the maximum load current and the input voltage range of the ADC used.  $R_{IMON}$  is set using following equation:

$$V_{(IMON)} = \left( V_{SNS} + V_{(VOS\_SET)} \right) \times \frac{0.9 \times R_{IMON}}{R_{SET}} \quad (23)$$

Where  $V_{SNS} = I_{OC\_MAX} \times R_{SNS}$  and  $V_{(VOS\_SET)}$  is the input referred offset ( $\pm 150\mu$ V) of the current sense amplifier. For  $I_{OC\_MAX} = 120A$  and considering the operating range of ADC to be 0V to 3.3V (for example,  $V_{(IMON)} = 3.3V$ ),  $R_{IMON}$  is calculated to be 18.33k $\Omega$ .



Selecting  $R_{IMON}$  value less than shown in 式 23 ensures that ADC limits are not exceeded for maximum value of load current. Choose the closest available standard value: 18.2k $\Omega$ , 1%

### Selection of Main path MOSFETs, Q1 and Q2

Q1 and Q2 For selecting the MOSFET Q1 and Q2, important electrical parameters are the maximum continuous drain current  $I_D$ , the maximum drain-to-source voltage  $V_{DS(MAX)}$ , the maximum drain-to-source voltage  $V_{GS(MAX)}$ , and the drain-to-source ON resistance  $R_{DS(ON)}$ . The maximum continuous drain current rating ( $I_D$ ) must exceed the maximum continuous load current. The maximum drain-to-source voltage,  $V_{DS(MAX)}$ , must be high enough to withstand the highest voltage seen in the application. Considering 60V as the maximum application voltage due to load dump, MOSFETs with VDS voltage rating of 80V is chosen for this application.

The maximum VGS TPS4812-Q1 can drive is 12V, so a MOSFET with 15V minimum VGS rating must be selected.

To reduce the MOSFET conduction losses, an appropriate  $R_{DS(ON)}$  is preferred. Based on the design requirements, two of IAUS200N08S5N023 are selected and its ratings are:

- 80V  $V_{DS(MAX)}$  and  $\pm 20V$   $V_{GS(MAX)}$
- $R_{DS(ON)}$  is 2.3m $\Omega$  typical at 10V VGS
- MOSFET  $Q_g(\text{total})$  is 110nC max

TI recommends to make sure that the short-circuit conditions such  $V_{BATT\_MAX}$  and  $I_{SC}$  are within SOA of selected FETs (Q1 and Q2) for  $>t_{SC}$  (5 $\mu$ s max) timing.

### Selection of Bootstrap Capacitor, $C_{BST}$

The internal charge pump charges the external bootstrap capacitor (connected between BST and SRC pins) with approximately 600 $\mu$ A. Use the following equation to calculate the minimum required value of the bootstrap capacitor for driving two parallel BUK7J1R4-40H MOSFETs.

$$C_{BST} = \frac{Q_{g(\text{total})}}{1V} \quad (24)$$

Choose closest available standard value: 220nF, 10 %.

### Programming the $I^2t$ Profile, $R_{IOC}$ and $C_{I2t}$ Selection

The  $R_{IOC}$  sets the  $I^2t$  protection start threshold, whose value can be calculated using following equation:

$$R_{IOC} (\Omega) = \frac{V_{(REF\_OC)}}{K \times (I_{OC})^2} \quad (25)$$

where scaling factor, K can be calculate based on following equation:

$$\text{Scaling factor} \left( K \right) = \frac{\left( 0.1 \times \frac{R_{SNS}}{R_{SET}} \right)^2}{I_{BIAS}} \quad (26)$$

To set 40A as  $I^2t$  protection start threshold,  $R_{IOC}$  value is calculated to be 23k $\Omega$ .

Choose the closest available standard value: 23k $\Omega$ , 1%.

The time to turn OFF the gate drive at maximum overcurrent limit ( $I_{OC\_MAX}$ ) can be determined using below equation:

$$t_{OC\_MIN} (s) = \frac{I2T \text{ factor}}{I_{OC\_MAX} \times I_{OC\_MAX}} \quad (27)$$

To set 3000A<sup>2</sup>s as I<sup>2</sup>t factor, t<sub>OC\_MIN</sub> value is calculated to be 208ms.

Use 式 28 to calculate the required C<sub>I2t</sub> value:

$$C_{I2t} \text{ (F)} = \frac{K \times t_{OC\_MIN}}{V_{(I2t\_OC)} - V_{(I2t\_OFFSET)}} \times [I_{OC\_MAX}^2 - I_{OC}^2] \quad (28)$$

To set 3000A<sup>2</sup>s as I<sup>2</sup>t factor with 40A as I<sup>2</sup>T start threshold and 120A as maximum overcurrent, C<sub>I2t</sub> is calculated to be ~880nF.

Choose the closest available standard value: 1μF, 10%.

### **Programming the Short-Circuit Protection Threshold, R<sub>ISCP</sub> Selection**

The R<sub>ISCP</sub> sets the short-circuit protection threshold, whose value can be calculated using following equation:

$$R_{ISCP} \text{ (k}\Omega\text{)} = \frac{I_{SC} \times R_{SNS} - 1.8}{I_{ISCP}} \quad (29)$$

To set 130A as short-circuit protection threshold, R<sub>ISCP</sub> value is calculated to be 2.53kΩ for two FETs in parallel. Choose the closest available standard value: 2.55kΩ, 1%.

### **Programming the Fault Timer Period, C<sub>TMR</sub> Selection**

For the design example under discussion, the auto-retry time, t<sub>RETRY</sub> can be set by selecting appropriate capacitor C<sub>TMR</sub> from TMR pin to ground. The value of C<sub>TMR</sub> to set 1ms for t<sub>RETRY</sub> can be calculated using following equation:

$$t_{RETRY} \text{ (s)} = 64 \times C_{TMR} \times \left[ \frac{V_{(TMR\_HIGH)} - V_{(TMR\_LOW)}}{I_{(TMR\_SRC)}} \right] \quad (30)$$

To set 1000ms as auto-retry time, C<sub>TMR</sub> value is calculated to be 39.06nF.

Choose closest available standard value: 47nF, 10%.

### **Programming the Load Wakeup Threshold, R<sub>BYPASS</sub> and Q3 Selection**

During normal operation, the resistor R<sub>BYPASS</sub> along with bypass FET R<sub>DS(ON)</sub> is used to set load wakeup current threshold. For selecting the MOSFET Q3, important electrical parameters are the maximum continuous drain current I<sub>D</sub>, the maximum drain-to-source voltage V<sub>DS(MAX)</sub>, the maximum drain-to-source voltage V<sub>GS(MAX)</sub>, and the drain-to-source ON resistance R<sub>DS(ON)</sub>.

Based on the design requirements, SQS182ELNW-T1 is selected and its ratings are:

- 80V V<sub>DS(MAX)</sub> and ±20V V<sub>GS(MAX)</sub>
- R<sub>DS(ON)</sub> is 11mΩ typical at 10V V<sub>GS</sub>
- MOSFET Q<sub>g(total)</sub> is 26nC typical
- MOSFET V<sub>GS(th)</sub> is 1.4V min
- MOSFET C<sub>ISS</sub> is 1457pF typical

R<sub>BYPASS</sub> resistor value can be selected using below equation:

$$R_{BYPASS} = \frac{V_{(LWU)}}{I_{LWU}} \quad (31)$$

To set 200mA load wakeup current, R<sub>BYPASS</sub> resistor is calculated to be 1Ω.

The average power rating of the bypass resistor can be calculated by following equation:

$$P_{AVG} = I_{LWU}^2 \times R_{BYPASS} \quad (32)$$

The average power dissipation of  $R_{\text{BYPASS}}$  is calculated to be 0.04W.

The peak power dissipation in the bypass resistor is given by following equation:

$$P_{\text{PEAK}} = \frac{V_{\text{BATT\_MAX}}^2}{R_{\text{BYPASS}}} \quad (33)$$

The peak power dissipation of  $R_{\text{BYPASS}}$  is calculated to be ~3600W. The peak power dissipation time for power-up with short into LPM can be derived from  $t_{(\text{LPM\_SC})}$  parameter (5 $\mu\text{s}$ ) in electrical characteristics table.

Based on  $P_{\text{PEAK}}$  and  $t_{(\text{LPM\_SC})}$ , Two of 2 $\Omega$ , 1%, 1.5W CRCW25122R00JNEGHP resistor are used in parallel to support both average and peak power dissipation for  $>t_{(\text{LPM\_SC})}$  time. TI suggests the designer to share the entire power dissipation profile of bypass resistor with the resistor manufacturer and get their recommendation.

The peak short-circuit current in bypass path can be calculated based on following equation:

$$I_{\text{PEAK\_BYPASS}} = \frac{V_{\text{BATT\_MAX}}}{R_{\text{BYPASS}}} \quad (34)$$

$I_{\text{PEAK\_BYPASS}}$  is calculated to be 60A based on  $R_{\text{BYPASS}}$  selected in 式 31. TI suggest the designer to ensure that operating point ( $V_{\text{BATT\_MAX}}$ ,  $I_{\text{PEAK\_BYPASS}}$ ) for bypass path (Q3) is within the SOA curve for  $>t_{(\text{LPM\_SC})}$  time.

### Setting the Undervoltage Lockout Set Point, R3 and R4

The undervoltage lockout (UVLO) can be adjusted using an external voltage divider network of R3 and R4 connected between VS, EN/UVLO and GND pins of the device. The values required for setting the undervoltage and overvoltage are calculated by solving below equation:


$$V_{(\text{UVLOR})} = V_{\text{INUVLO}} \times \frac{R4}{R3 + R4} \quad (35)$$

For minimizing the input current drawn from the power supply, TI recommends to use higher values of resistance for R3 and R4. However, leakage currents due to external active components connected to the resistor string can add error to these calculations. So, the resistor string current,  $I_{(\text{R34})}$  must be chosen to be 20 times greater than the leakage current of UVLO pin.


From the device electrical specifications,  $V_{(\text{UVLOR})} = 1.2\text{V}$ . From the design requirements,  $V_{\text{INUVLO}}$  is 24V. To solve the equation, first choose the value of R3 = 470k $\Omega$  and use 式 35 to solve for R4 = 24.3k $\Omega$ .

Choose the closest standard 1% resistor values: R3 = 470k $\Omega$ , and R4 = 24.9k $\Omega$ .

### 9.2.3 Application Curves



**図 9-2. Start-Up Profile of Low Power Path (LPM = Low, VIN = 48V, No Load, CBST = 470nF)**



**図 9-3. State Transition From LPM to Active Mode (LPM = Low, VIN = 48V, EN/UVLO = High)**




図 9-4. Zoom-In View of State Transition From LPM to Active Mode (LPM = Low, VIN = 48V, EN/UVLO = High)




図 9-5. When LPM = Low in LOAD WAKEUP state, INP Has No Control on GATE




図 9-6. State Transition From LPM to Active Mode (LPM = Low to High, VIN = 48V, No Load)




図 9-7. With LPM = Low to High, INP Gained Control on GATE (VIN = 48V, No Load)




図 9-8. I²T based Overcurrent Response of TPS4812-Q1 EVM for 6A to 16A Load Step




図 9-9. I²T based Overcurrent Response of TPS4812-Q1 EVM for 6A to 23A Load Step




図 9-10. Auto-Retry Response of TPS4812-Q1 for an I²T-Based Overcurrent Fault







図 9-11. Latch-Off Response of TPS4812-Q1 for an I²T-Based Overcurrent Fault




9-12. Output Short-Circuit Response of TPS4812-Q1



9-13. TPS4812-Q1 Current Monitoring Output (IMON) Transient Response




9-14. TPS4812-Q1 Bi-directional Current Monitoring Output (IMON, I\_DIR) Transient Response



9-15. GATE Turn-OFF During Input Reverse Battery Fault

### 9.3 Typical Application 2: Driving Power at all times (PAAT) Loads With Automatic Load Wakeup and Output Bulk Capacitor Charging



9-16. TPS4812-Q1 Application circuit for driving power at all times (PAAT) loads with automatic load wakeup and output bulk capacitor charging

### 9.3.1 Design Requirements

表 9-2. Design Parameters

PARAMETER	VALUE
Typical input voltage, $V_{BATT\_MIN}$ to $V_{BATT\_MAX}$	36V to 60V
Undervoltage lockout set point, $V_{INUVLO}$	24V
Maximum load current, $I_{OUT}$	35A
$I^2T$ Start threshold, $I_{OC}$	40A
$I^2T$ Protection threshold	3000A <sup>2</sup> s
Maximum overcurrent threshold, $I_{OC\_MAX}$	120A
Short-circuit protection threshold, $I_{SC}$	130A
Fault response	Auto-retry
Auto-retry time	1000ms
Load wakeup threshold, $I_{LWU}$	200mA
Output bulk capacitor, $C_{OUT}$	1mF
$C_{OUT}$ charging time, $T_{charge}$	40ms

### 9.3.2 External Component Selection

By following similar design procedure as outlined in , the external component values are calculated as below:

- $R_{SNS} = 0.5m\Omega$
- $R_{SET} = 300\Omega$
- $R_{IMON} = 18.2k\Omega$
- $R_{IOC} = 23k\Omega$  to set 40A as  $I^2t$  protection start threshold
- $C_{I2t} = 1\mu F$  to set 3000A<sup>2</sup>s as  $I^2T$  factor
- $C_{BST} = 220nF$
- $R_{ISCP} = 2.55k\Omega$  to set 130A as short-circuit protection threshold
- $C_{TMR} = 47nF$  to set 1000ms auto-retry time
- R3 and R4 are selected as 470k $\Omega$  and 24.9k $\Omega$  respectively to set VIN undervoltage lockout threshold at 24V

#### Programming the Load Wakeup Threshold, $R_{BYPASS}$ and Q3 Selection

During normal operation, the series resistor  $R_{BYPASS}$  is used to set load wakeup current threshold. After  $V_{G\_GOOD}$  threshold is reached, the voltage between DRN and CS2– is compared against  $V_{(LWU)}$  threshold (200mV typ) for load wakeup event. For selecting the MOSFET Q3, important electrical parameters are the maximum continuous drain current  $I_D$ , the maximum drain-to-source voltage  $V_{DS(MAX)}$ , the maximum drain-to-source voltage  $V_{GS(MAX)}$ , and the drain-to-source ON resistance  $R_{DS(ON)}$ .

Based on the design requirements, IAUS200N08S5N023 is selected and its ratings are:

- 80V  $V_{DS(MAX)}$  and  $\pm 20V$   $V_{GS(MAX)}$
- $R_{DS(ON)}$  is 2.3m $\Omega$  typical at 10V  $V_{GS}$

$R_{BYPASS}$  resistor value can be selected using below equation:

$$R_{BYPASS} = \frac{V_{(LWU)}}{I_{LWU}} \quad (36)$$

To set 200mA load wakeup current,  $R_{BYPASS}$  resistor is calculated to be 1 $\Omega$ .

The average power rating of the bypass resistor can be calculated by following equation:



$$P_{AVG} = I_{LWU}^2 \times R_{BYPASS} \quad (37)$$

The average power dissipation of  $R_{BYPASS}$  is calculated to be 0.04W.

The peak power dissipation in the bypass resistor is given by following equation:

$$P_{PEAK} = \frac{V_{BATT\_MAX}^2}{R_{BYPASS}} \quad (38)$$

The peak power dissipation of  $R_{BYPASS}$  is calculated to be ~3600W. The peak power dissipation time for power-up with short into LPM can be derived from  $t_{(LPM\_SC)}$  parameter (5 $\mu$ s) in electrical characteristics table.

Based on  $P_{PEAK}$  and  $t_{(LPM\_SC)}$ , Two of 2 $\Omega$ , 1%, 1.5W CRCW25122R00JNEGHP resistor are used in parallel to support both average and peak power dissipation for  $> t_{(LPM\_SC)}$  time. TI suggests the designer to share the entire power dissipation profile of bypass resistor with the resistor manufacturer and get their recommendation.

The peak short-circuit current in bypass path can be calculated based on following equation:

$$I_{PEAK\_BYPASS} = \frac{V_{BATT\_MAX}}{R_{BYPASS}} \quad (39)$$

$I_{PEAK\_BYPASS}$  is calculated to be 60A based on  $R_{BYPASS}$  selected in 式 36. TI suggest the designer to ensure that operating point ( $V_{BATT\_MAX}$ ,  $I_{PEAK\_BYPASS}$ ) for bypass path (Q3) is within the SOA curve for  $> t_{(LPM\_SC)}$  time.

### **Programming the Inrush Current, $R_g$ and $C_g$ Selection**

Use following equation to calculate the  $I_{INRUSH}$ :

$$I_{INRUSH} = C_{LOAD} \times \frac{V_{BATT\_MAX}}{T_{charge}} \quad (40)$$

$I_{INRUSH}$  calculated in 式 40 should be always less than wakeup in short in low power mode ( $I_{LPM\_SC}$ ) current which can be calculated using following equation:

$$I_{LPM\_SC} = \frac{2V}{R_{BYPASS}} \quad (41)$$

For 1 $\Omega$   $R_{BYPASS}$ ,  $I_{LPM\_SC}$  is calculated to be 2A which is less than  $I_{INRUSH}$ .

Use following equation to calculate the required  $C_g$  based on  $I_{INRUSH}$  calculated in 式 40.

$$C_g = \frac{C_{LOAD} \times I_{(G)}}{I_{INRUSH}} \quad (42)$$


Where,  $I_{(G)}$  is 100 $\mu$ A (typical)

To set  $I_{INRUSH}$  at 1.5A,  $C_g$  value is calculated to be ~50nF.


A series resistor  $R_g$  must be used in conjunction with  $C_g$  to limit the discharge current from  $C_g$  during turn-off .

The chosen value of  $R_g$  is 100 $\Omega$  and  $C_g$  is 68nF.

### 9.3.3 Application Curves



☒ 9-17. Inrush Current Profile With 1000µF at the Output (LPM = Low)



☒ 9-18. Inrush Current Profile With 1000µF at the Output and 0.5A Load (LPM = Low)

### 9.4 Power Supply Recommendations

When the external MOSFETs turn-OFF during the conditions such as INP control, overcurrent or short-circuit protection causing an interruption of the current flow, the input parasitic line inductance generates a positive voltage spike on the input and output parasitic inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) depends on the value of inductance in series to the input or output of the device. These transients can exceed the Absolute Maximum Ratings of the device if steps are not taken to address the issue. Typical methods for addressing transients include:

- Use of a TVS diode and input capacitor filter combination across input to and GND to absorb the energy and dampen the positive transients.
- Use of a diode or a TVS diode across the output and GND to absorb negative spikes.

The TPS4812-Q1 gets powered from the VS pin. Voltage at this pin must be maintained above  $V_{(VS\_PORR)}$  level to ensure proper operation. If the input power supply source is noisy with transients, then TI recommends to place a  $R_{VS} - C_{VS}$  filter between the input supply line and VS pin to filter out the supply noise. TI recommends an  $R_{VS}$  value around 100-Ω and  $C_{VS}$  value around 0.1 µF.

TPS4812-Q1 uses DRN pin for sensing input reverse polarity fault event. If the input power supply source is noisy with transients, then TI recommends to place a  $R_{DRN} - C_{DRN}$  filter between the input supply line and DRN pin to filter out the supply noise. TI recommends an  $R_{DRN}$  value around 10-Ω and  $C_{DRN}$  value around 0.1 µF.

In a case where large di/dt is involved, the system and layout parasitic inductances can generate large differential signal voltages between CS1+ and CS1– pins. This action can trigger false short-circuit protection and nuisance trips in the system. To overcome such scenario, TI suggests to add a placeholder for RC filter components across the sense resistor ( $R_{SNS}$ ) and tweak the values during test in the real system.

☒ 9-19 shows the circuit implementation with optional protection components.











図 9-19. Circuit Implementation With Optional Protection Components For TPS4812-Q1

## 9.5 Layout

### 9.5.1 Layout Guidelines

- The sense resistor ( $R_{SNS}$ ) must be placed close to the TPS4812-Q1 and then connect  $R_{SNS}$  using the Kelvin techniques. Refer to [Choosing the Right Sense Resistor Layout](#) for more information on the Kelvin techniques.
- For all the applications, TI recommends a 0.1  $\mu\text{F}$  or higher value ceramic decoupling capacitor between VS terminal and GND. Consider adding RC network at the supply pin (VS) of the controller to improve decoupling against the power line disturbances.
- The high current path from the board's input to the load, and the return path, must be parallel and close to each other to minimize loop inductance.
- The external MOSFETs must be placed close to the controller such that the GATE of the MOSFETs are close to GATE pin to form short GATE loop. Consider adding a place holder for a resistor in series with the Gate of each external MOSFET to damp high frequency oscillations if need arises.
- Place a TVS diode at the input to clamp the voltage transients during hot-plug and fast turn-off events.
- The external boot-strap capacitor must be placed close to BST and SRC pins to form very short loop.
- The ground connections for the various components around the TPS4812-Q1 must be connected directly to each other, and to the TPS4812-Q1's GND, and then connected to the system ground at one point. Do not connect the various component grounds to each other through the high current ground line.

### 9.5.2 Layout Example

-  Top Layer
-  Inner Layer GND plane
-  Inner Layer PGND plane
-  Via to GND plane
-  Via to PGND plane




図 9-20. Typical PCB Layout Example of TPS4812-Q1

## 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 10.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[www.tij.co.jp](http://www.tij.co.jp) のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 10.2 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

### 10.3 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 10.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 10.5 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 11 Revision History



資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
December 2024	*	Initial Release

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS48120QRGERQ1	ACTIVE	VQFN	RGE	23	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 48120Q	
TPS48121QRGERQ1	ACTIVE	VQFN	RGE	23	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 48121Q	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS48120QRGERQ1	VQFN	RGE	23	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS48121QRGERQ1	VQFN	RGE	23	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS48120QRGERQ1	VQFN	RGE	23	3000	367.0	367.0	35.0
TPS48121QRGERQ1	VQFN	RGE	23	3000	367.0	367.0	35.0

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated