

Sample &

Buv



#### TPD13S523

SLVSBC5D-MARCH 2012-REVISED OCTOBER 2015

Support &

Community

**.**...

TPD13S523 13-Channel ESD Protection Solution With Current-Limit Load Switch For HDMI Transmitter Ports

Technical


Documents

### 1 Features

- IEC 61000-4-2 Level 4 Contact ESD Protection
   ±12-kV Contact Discharge on External Lines
- Single-Chip ESD Solution for HDMI 1.4 and HDMI 1.3 Interface
- On-Chip 5-V Load Switch With Current Limit and Reverse Current Protection
- Supports UTILITY Line Protection for HDMI 1.4 Audio Return Line
- <0.05-pF Differential Capacitance Between the TMDS Signal Pair
- Industry Standard 16-TSSOP and Space-Saving 16-RSV Package
- Supports Data Rates in Excess of 3.4 Gbps
- $R_{DYN} = 0.5 \Omega$  (Typical)
- Commercial Temperature Range: –40°C to 85°C

### 2 Applications

- End Equipment
  - Set Top Boxes
  - E-Books
  - Tablets
  - Smart Phones
  - Camcorders
  - Interfaces
    - HDMI



### Schematic for HDMI Transmitter Port

### 3 Description

Tools &

Software

The TPD13S523 device is a single-chip integrated IEC 61000-4-2 ESD protection solution for HDMI 1.4 or HDMI 1.3 interfaces. This device offers 13 channels of TVS diodes with flow-through pin mapping that matches HDMI connector high-speed providing protection, lines. While ESD the TPD13S523 adds little to no additional distortion to the high-speed differential signals. The monolithic integrated circuit technology ensures that there is excellent matching between the two-signal pair of the differential line (< 0.05-pF differential matching between TMDS lines). This offers an advantage over discrete ESD solutions where variations between two different ESD protection circuits may significantly degrade the differential signal quality.


The TPD13S523 incorporates an on-chip current limited load switch that is compliant with HDMI 5-V out electrical specifications. The short-circuit protection at 5V\_OUT ensures that the device is not damaged in case there is an accidental short to GND. The load switch also incorporates a reverse-current blocking feature which ensures that the HDMI driver side is not erroneously turned on when two HDMI drivers are connected together.

Typical applications for the TPD13S523 include set top boxes (STB), e-books, tablets, smart phones, and camcorders.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TPD13S523	TSSOP (16)	5.00 mm × 4.40 mm		
190135523	UQFN (16)	2.60 mm × 1.80 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Block Diagram

2

# **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics 5
	6.6	Typical Characteristics 6
7	Deta	ailed Description8
	7.1	Overview
	7.2	Functional Block Diagram 8

	7.3	Feature Description	8
	7.4	Device Functional Modes	9
8	Appl	ication and Implementation	10
	8.1	Application Information	10
	8.2	Typical Application	10
9	Pow	er Supply Recommendations	11
10	Layo	out	11
		Layout Guidelines	
		Layout Examples	
11	Devi	ce and Documentation Support	14
	11.1	Community Resources	14
	11.2	Trademarks	14
	11.3	Electrostatic Discharge Caution	14
	11.4	Glossary	14
12		hanical, Packaging, and Orderable mation	14

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (June 2015) to Revision D	Page
Added table note to Absolute Maximum Ratings	4
Added test condition frequency to capacitance	
Changes from Revision B (December 2012) to Revision C	Page
<ul> <li>Added ESD Ratings table, Feature Description section, Device Functional Modes, Application a section, Power Supply Recommendations section, Layout section, Device and Documentation Mechanical, Packaging, and Orderable Information section</li> </ul>	Support section, and
Changes from Revision A (May 2012) to Revision B	Page
Added RSV package to ORDERING INFORMATION table	1
Removed PREVIEW status from RSV package	


Product Folder Links: TPD13S523




www.ti.com



### 5 Pin Configuration and Functions



All the CTRLx pins have the same ESD circuit and are interchangeable.



All the CTRLx pins have the same ESD circuit and are interchangeable.

	PIN						
NAME	UQFN	TSSOP	I/O	DESCRIPTION			
CTRL1	15	1	I/O	ESD Clamp for Control Lines: provides ESD protection to HDMI control lines: CEC, SCL, SDA, HPD, and UTILITY. All the control pins have the same ESD circuit and are interchangeable. <sup>(1)</sup>			
CTRL2	16	2	I/O	ESD Clamp for Control Lines: provides ESD protection to HDMI control lines: CEC, SCL, SDA, HPD, and UTILITY. All the control pins have the same ESD circuit and are interchangeable. <sup>(1)</sup>			
CTRL3	1	3	I/O	ESD Clamp for Control Lines: provides ESD protection to HDMI control lines: CEC, SCL, SDA, HPD, and UTILITY. All the control pins have the same ESD circuit and are interchangeable. <sup>(1)</sup>			
CTRL4	2	4	I/O	circuit and are interchangeable. <sup>(1)</sup>			
CTRL5	5	7	I/O	ESD Clamp for Control Lines: provides ESD protection to HDMI control lines: CEC, SCL, SDA, HPD, and UTILITY. All the control pins have the same ESD circuit and are interchangeable. <sup>(1)</sup>			
5V_SUPPLY	3	5	I	<b>Supply Pin for HDMI 5V_OUT</b> 5 V, connects to internal VCC plane on the PCB board; connect a 0.1 to $1-\mu$ F capacitor shunt to ground.			
5V_OUT	4	6	0	<b>Current Limited HDMI 5V_OUT:</b> connect to HDMI 5V_OUT; offers IEC61000-4-2 ESD protection; connect a 0.1 to $1-\mu$ F capacitor shunt to ground.			
GND	6	8	G	Ground			
D0+	14	16	I/O	High-speed ESD Clamp: provides ESD protection for TMDS lines. <sup>(1)</sup>			
D0-	13	15	I/O	High-speed ESD Clamp: provides ESD protection for TMDS lines. <sup>(1)</sup>			
D1+	12	14	I/O	High-speed ESD Clamp: provides ESD protection for TMDS lines. <sup>(1)</sup>			
D1–	11	13	I/O	High-speed ESD Clamp: provides ESD protection for TMDS lines. <sup>(1)</sup>			
D2+	10	12	I/O	High-speed ESD Clamp: provides ESD protection for TMDS lines. <sup>(1)</sup>			
D2-	9	11	I/O	High-speed ESD Clamp: provides ESD protection for TMDS lines. <sup>(1)</sup>			
D3+	8	10	I/O	High-speed ESD Clamp: provides ESD protection for TMDS lines. <sup>(1)</sup>			
D3-	7	9	I/O	High-speed ESD Clamp: provides ESD protection for TMDS lines. <sup>(1)</sup>			

Pin Functions

(1) Connector pins are Dx+, Dx-, CTRLx, and 5V\_OUT

### 6 Specifications

### 6.1 Absolute Maximum Ratings

 $T_A = -40^{\circ}C$  to  $85^{\circ}C$ <sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub> voltage tolerance	5V_SUPPLY	-0.3	6	V
IO voltage tolerance	Connector pins <sup>(2)</sup>	-0.3	6	V
IEC 61000-4-5 peak current (8/20 µs)	Connector pins <sup>(2)</sup>		3	Α
IEC 61000-4-5 peak power (8/20 µs)	Connector pins <sup>(2)</sup>		30	W
Storage temperature, T <sub>stg</sub>		-65	125	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Connector pins are Dx+, Dx-, CTRLx, and 5V\_OUT

#### 6.2 ESD Ratings

			VALUE	UNIT
Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000		
	V(ESD)         Electrostatic discharge         Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> IEC 61000-4-2 Contact Discharge         IEC 61000-4-2 Contact Discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	N/
V(ESD)		IEC 61000-4-2 Contact Discharge	±12000	V
		IEC 61000-4-2 Air-gap Discharge	±14000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

 $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

		MIN	MAX	UNIT
VCC Voltage	5V_SUPPLY	4.5	5.5	V
IO voltage at external signal pins	Signal Pins <sup>(1)</sup>	-0.3	5.5	V
Operating free-air temperature		-40	85	°C

(1) External Signal pins are Dx+, Dx-, CTRLx, and 5V\_OUT

#### 6.4 Thermal Information

		TPD1		
	THERMAL METRIC <sup>(1)</sup>	PW [TSSOP]	RSV [UQFN]	UNIT
		16 PINS	16 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	119.9	153.2	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	54.5	70.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	65.0	74.7	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	9.7	2.9	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	n/a	74.7	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



#### 6.5 Electrical Characteristics

 $T_A = -40^{\circ}C$  to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOAD SWIT	СН					
I <sub>CC</sub>	Supply current at 5V_SUPPLY	5V_SUPPLY =5V, 5V OUT = Open	6.5	7	10	μA
I <sub>SC</sub>	Short-circuit current at 5V_OUT	5V_SUPPLY =5V, 5V_OUT = GND	100	116	147	mA
I <sub>BACKDRIVE</sub>	Reverse leakage current at 5VOUT	5V_SUPPLY =0V, 5V_OUT = 5 V		0.01	0.69	μA
V <sub>DROP</sub>	5V_OUT output voltage drop	$5V_SUPPLY = 5V, I_{5V_OUT} = 55 mA$		170	205	mV
CONNECTO	R PINS					
V <sub>RWM</sub>	Reverse stand-off voltage				5.5	V
		Ipp = 1 A, 8/20 μs <sup>(1)</sup>			13	
V <sub>CLAMP</sub>	Clamp voltage with ESD strike			15	V	
I <sub>IO</sub>	Leakage current through external signal pins <sup>(2)</sup>	5V_SUPPLY =5V, V <sub>IO</sub> = 5 V	2	7	65	nA
I <sub>OFF</sub>	Current from IO Port to supply pins when powered down through signal pins <sup>(3)</sup>	5V_SUPPLY = 0 V, V <sub>IO</sub> = 2.5 V	1	5	44	nA
V <sub>F</sub>	Diode forward voltage through external signal pins <sup>(2)</sup> ; lower clamp diode	I <sub>D</sub> = 8 mA	0.7	0.85	0.95	V
R <sub>DYN</sub>	Dynamic resistance of ESD clamps external pins <sup>(3)</sup>	Pin to ground <sup>(2)</sup>		0.5		Ω
C <sub>IO_TMDS</sub>	IO capacitance Dx+, Dx- pins to GND	5V_SUPPLY = 5 V, V <sub>IO</sub> = 2.5 V; f = 1 MHz		1		pF
$\Delta C_{IO_{TMDS}}$	Differential capacitance for the Dx+, Dx- lines	5V_SUPPLY = 5 V, V <sub>IO</sub> = 2.5 V; f = 1 MHz		0.05		pF
C <sub>IO_CONTRO</sub>	CTRLx pin capacitance	5V_SUPPLY = 5 V, V <sub>IO</sub> = 2.5 V; f = 1 MHz		1		pF
V <sub>BR</sub>	Break-down voltage through signal pins <sup>(3)</sup>	I <sub>IO</sub> = 1 mA	6			V


Non-repetitive current pulse of an 8/20 μs exponentially decaying waveform according to IEC 61000-4-5.
 Extraction of R<sub>DYN</sub> using least squares fit of TLP characteristics between I=1A AND I=10A.
 Signal pins are Dx+, Dx-, and CTRLx.

Texas Instruments

#### TPD13S523 SLVSBC5D – MARCH 2012–REVISED OCTOBER 2015


www.ti.com

### 6.6 Typical Characteristics





#### **Typical Characteristics (continued)**



TEXAS INSTRUMENTS

### 7 Detailed Description

#### 7.1 Overview

The TPD13S523 device is a single-chip ESD solution for the HDMI transmitter port. By providing system-level ESD protection for a full HDMI port, the TPD13S523 can protect the core IC from ESD strikes and absorb the associated energy.

While providing the ESD protection, the TPD13S523 adds little-to-no signal distortion to the high-speed differential signals. In addition, the monolithic integrated circuit technology ensures that there is excellent matching between the two-signal pair of the differential line.

The TPD13S523 also provides an on-chip regulator with current output ratings of 55 mA at pin 38. This current enables HDMI receiver detection even when the receiver device is powered off.

#### 7.2 Functional Block Diagram




Figure 10. Electrical Equivalent Circuit Diagrams

#### 7.3 Feature Description

#### 7.3.1 IEC 61000-4-2 Protection

The connector-facing I/O pins can withstand ESD events up to  $\pm 12$ -kV contact and  $\pm 14$ -kV air. An ESD clamp diverts the current to ground.

#### 7.3.2 Single-Chip ESD Solution

The TPD13S523 provides a complete ESD protection scheme for an HDMI 1.4 compliant port. No additional components are required for ESD protection and current-limiting besides this device.



#### **Feature Description (continued)**

#### 7.3.3 On-Chip 5-V Load Switch

The TPD13S523 provides an on-chip regulator with a current output rating of 55-mA. This regulator also prevents reverse current flow from occurring, in compliance with the HDMI 5-V supply specification.

#### 7.3.4 Supports UTILITY Line Protection

This device provides protection for all control lines in HDMI, including the UTILITY pin.

#### 7.3.5 < 0.05-pF Differential Capacitance Between TMDS Pairs

The TPD13S523 has a very low capacitance variation (< 0.05 pF) between different TMDS ESD clamps. This provides excellent matching and does not degrade differential signal quality.

#### 7.3.6 Industry Standard Package and Space-Saving Package

The TPD13S523 is offered in 2 different packages. A 16-pin industry standard TSSOP package is provided for ease of routing and easy layout. A 16-pin UQFN (RSV) is provided where small size is needed in the application.

#### 7.3.7 Supports Data Rates in Excess of 3.4 Gbps

The TMDS ESD clamps have a very low capacitance that is capable of supporting HDMI data rates exceeding 3.4 Gbps.

#### 7.3.8 $R_{DYN} = 0.5 \Omega$

The TMDS ESD clamps have a very low  $R_{DYN}$  of  $0.5\Omega$  (typ) which provides excellent ESD protection clamping characteristics for the upstream core transmitter.

#### 7.3.9 Commercial Temperature Range

The TPD13S523 is rated to operate from -40°C to 85°C.

#### 7.4 Device Functional Modes

TPD13S523 is active with the conditions in the *Recommended Operating Conditions* met. Each connector side pin has an ESD clamp that triggers when voltages are greater than  $V_{BR}$  or less than the lower diode's  $V_f$ . During ESD events, voltages as high as ±12-kV contact ESD can be directed to ground through the internal diode network. Once the voltages on the protected line fall below these trigger levels (usually within 10's of nanoseconds), these pins revert to a nonconductive state.

**TPD13S523** 

SLVSBC5D-MARCH 2012-REVISED OCTOBER 2015



### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The TPD13S523 provides IEC 61000-4-2 Level 4 Contact ESD protection for an HDMI 1.4 transmitter port. An integrated current limit switch ensures compliance with the HDMI 5-V power supply requirements. This section presents a simplified discussion of the design process for this protection device.

#### 8.2 Typical Application

A typical application schematic for an HDMI 1.4 transmitter port protected by the TPD13S523 is shown in Figure 11. The eight TMDS lines and five control lines are connected to their respective pins for ESD protection. The 5-V power path is connected through the 55-mA current limit switch.




Figure 11. TPD13S523 Configured With an HDMI 1.4 Transmitter Port

#### 8.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 as input parameters.

#### **Table 1. Design Parameters**

PARAMETER	EXAMPLE VALUE
Voltage on 5V_SUPPLY	4.8 V - 5.3 V
HDMI Data Rate	3.4 Gbps

#### 8.2.2 Detailed Design Procedure

To begin the design process, the designer must know the following parameters:

- 5V\_SUPPLY voltage range
- Maximum HDMI data rate




#### 8.2.2.1 5V\_SUPPLY Voltage Range

The TPD13S523 is capable of operating the 5V\_SUPPLY up to 5.5 V, with recommended voltage from 4.5 V to 5.5 V. In this example, the supply range is 4.8 V to 5.3 V, which satisfies this requirement.

#### 8.2.2.2 Maximum HDMI Data Rate

The TPD13S523 is capable of operating at HDMI data rates in excess of 3.4 Gbps, compliant to the HDMI 1.4 maximum data rate. In this example, the maximum HDMI 1.4 data rate of 3.4 Gbps has been chosen.

#### 8.2.3 Application Curves



### 9 Power Supply Recommendations

The designer must consider the requirement for the 5V\_OUT voltage level. To ensure the voltage is within tolerance under load, set 5V\_SUPPLY to at least 4.8 V +  $V_{DROP}$  (205 mV). Otherwise, TPD13S523 is a passive ESD protection device and there is no need to power it.

#### 10 Layout

#### **10.1 Layout Guidelines**

The TPD13S523 device offers little or no signal distortion during normal operation due to low I/O capacitance and ultra-low leakage current specifications. In the event of an ESD stress, this device ensures that the core circuitry is protected and the system is functioning properly. For proper operation, the following layout and design guidelines should be followed:

- 1. Place the TPD13S523 as close to the connector as possible. This allows the TPD13S523 to remove the energy associated with ESD strike before it reaches the internal circuitry of the system board.
- 2. Place two 0.1-µF capacitors very close to the 5V\_SUPPLY and 5V\_OUT pins. These capacitors will help limit the noise at the 5V\_OUT power line, and also help with system level ESD protection.
- 3. Ensure that there is enough metallization for the GND pad. During normal operation, the TPD13S523 ESD pins consume ultra-low leakage current. During the ESD event, GND pin will see multiple amps of current. A sufficient current path enables safe discharge of all the energy associated with the ESD strike.
- 4. The critical routing paths for HDMI interface are the high-speed TMDS lines. With the PW package, all the TMDS lines (pin Dxx) can be routed in a single signal plane and still maintain the differential coupling and trace symmetry. This helps reduce the overall board manufacturing cost. The slow speed control lines can be routed in another signal layer through vias.
- 5. If the UTILITY or any other pin is not utilized, tie the pin to a ground rather than leave floating. Use a  $75-\Omega$  resistor to protect against shorts to ground.

NSTRUMENTS

Texas

#### **10.2 Layout Examples**




Figure 14. TPD13S523PWR Layout Example 13-Line HDMI Protection



### Layout Examples (continued)




Figure 15. TPD13S523RSVR Layout Example 13-Line HDMI Protection



### **11** Device and Documentation Support

#### **11.1 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.2 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPD13S523PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RA523	Samples
TPD13S523RSVR	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZTT	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

10-Dec-2020



Texas

www.ti.com

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD13S523PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPD13S523RSVR	UQFN	RSV	16	3000	178.0	13.5	2.1	2.9	0.75	4.0	12.0	Q1
TPD13S523RSVR	UQFN	RSV	16	3000	330.0	12.4	2.1	2.9	0.75	4.0	12.0	Q1



# PACKAGE MATERIALS INFORMATION

29-Sep-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD13S523PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
TPD13S523RSVR	UQFN	RSV	16	3000	189.0	185.0	36.0
TPD13S523RSVR	UQFN	RSV	16	3000	184.0	184.0	19.0

# **PW0016A**



# **PACKAGE OUTLINE**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0016A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0016A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

# **RSV 16**


## 1.8 x 2.6, 0.4 mm pitch

# **GENERIC PACKAGE VIEW**

### UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






# **RSV0016A**



# **PACKAGE OUTLINE**

## UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



#### NOTES:

All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.




# **RSV0016A**

# **EXAMPLE BOARD LAYOUT**

## UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




# **RSV0016A**

# **EXAMPLE STENCIL DESIGN**

## UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated