

TMUX1574 低容量、2:1 (SPDT) 4チャンネル、 1.8Vロジックの電源オフ保護スイッチ


1 特長

- 広い電源電圧範囲：1.5V～5.5V
- 小さいオン容量：7.5pF
- 小さいオン抵抗：2Ω
- 広い帯域幅：2GHz
- -40°C～+125°Cの動作温度範囲
- 1.8Vロジック互換
- 電源電圧を超える入力電圧に対応
- ロジック・ピンにプルダウン抵抗を内蔵
- 双方向の信号パス
- フェイルセーフ・ロジック
- 電源オフ保護：最大3.6Vの信号
 - SN74CBTLV3257とピン配置互換

2 アプリケーション

- サーバー
- データ・センターのスイッチおよびルーター
- ワイヤレス・インフラ
- PC / ノート PC
- ビルディング・オートメーション
- グリッド・インフラ
- ePOS
- 家電製品
- フラッシュ・メモリの共有
- JTAG マルチプレクシング
- SPI マルチプレクシング

アプリケーションの例



3 概要

TMUX1574は、相補型金属酸化膜半導体(CMOS)スイッチです。TMUX1574は、4チャンネルの2:1 SPDTスイッチ構成を提供します。動作電圧範囲が1.5V～5.5Vと広いため、サーバーや通信機器から産業用途まで、広範囲なアプリケーションに使用できます。このデバイスは、ソース(SxA, SxB)ピンとドレイン(Dx)ピンで**双方向**のアナログおよびデジタル信号をサポートし、電源電圧を超えて、最高で $V_{DD} \times 2$ (最大入出力電圧は5.5V)の信号を通すことができます。


TMUX1574の信号経路には最大3.6Vの**電源オフ保護**が備えられ、電源電圧が取り除かれたとき($V_{DD} = 0V$)も絶縁を提供します。この保護機能がないと、内部ESDダイオード経由でスイッチから電源レールに電流が流れ込み、システムに損傷を引き起こすおそれがあります。

製品情報(1)

| 型番 | パッケージ | 本体サイズ(公称) |
|----------|------------------|-----------------|
| TMUX1574 | TSSOP (16) | 5.00mm×4.40mm |
| | UQFN (16) | 2.60mm×1.80mm |
| | SOT-23-THIN (16) | 4.20mm × 2.00mm |

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にあるパッケージ・オプションについての付録を参照してください。

ブロック図



目次

| | | | | | |
|----------|---|----|-----------|---|----|
| 1 | 特長 | 1 | 8.11 | Charge Injection | 20 |
| 2 | アプリケーション | 1 | 8.12 | Capacitance | 20 |
| 3 | 概要 | 1 | 8.13 | Off Isolation | 21 |
| 4 | 改訂履歴 | 2 | 8.14 | Channel-to-Channel Crosstalk | 21 |
| 5 | 概要 (続き) | 3 | 8.15 | Bandwidth | 22 |
| 6 | Pin Configuration and Functions | 4 | 9 | Detailed Description | 23 |
| 7 | Specifications | 6 | 9.1 | Overview | 23 |
| 7.1 | Absolute Maximum Ratings | 6 | 9.2 | Functional Block Diagram | 23 |
| 7.2 | ESD Ratings | 6 | 9.3 | Feature Description | 23 |
| 7.3 | Recommended Operating Conditions | 6 | 9.4 | Device Functional Modes | 25 |
| 7.4 | Thermal Information | 6 | 9.5 | Truth Tables | 25 |
| 7.5 | Electrical Characteristics | 7 | 10 | Application and Implementation | 26 |
| 7.6 | Dynamic Characteristics | 8 | 10.1 | Application Information | 26 |
| 7.7 | Timing Requirements | 9 | 10.2 | Typical Application | 26 |
| 7.8 | Typical Characteristics | 10 | 11 | Power Supply Recommendations | 27 |
| 8 | Parameter Measurement Information | 15 | 12 | Layout | 28 |
| 8.1 | On-Resistance | 15 | 12.1 | Layout Guidelines | 28 |
| 8.2 | Off-Leakage Current | 15 | 12.2 | Layout Example | 29 |
| 8.3 | On-Leakage Current | 16 | 13 | デバイスおよびドキュメントのサポート | 30 |
| 8.4 | I _{POFF} Leakage Current | 16 | 13.1 | ドキュメントのサポート | 30 |
| 8.5 | Transition Time | 17 | 13.2 | ドキュメントの更新通知を受け取る方法 | 30 |
| 8.6 | t _{ON} (EN) and t _{OFF} (EN) Time | 17 | 13.3 | コミュニティ・リソース | 30 |
| 8.7 | t _{ON} (VDD) and t _{OFF} (VDD) Time | 18 | 13.4 | 商標 | 30 |
| 8.8 | Break-Before-Make Delay | 18 | 13.5 | 静電気放電に関する注意事項 | 30 |
| 8.9 | Propagation Delay | 19 | 13.6 | Glossary | 30 |
| 8.10 | Skew | 19 | 14 | メカニカル、パッケージ、および注文情報 | 31 |

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。




| Revision A (December 2018) から Revision B に変更 | Page |
|---|------|
| • SOT-23-THIN (DYY) パッケージをデータシートに追加 | 1 |
| • Added thermal information for DYY package | 6 |

| 2018年10月発行のものから更新 | Page |
|-------------------------------------|------|
| • ドキュメントのステータスを事前情報から量産データに変更 | 1 |

5 概要 (続き)

フェイルセーフ・ロジック回路により、電源ピンよりも前にロジック制御ピンに電圧が印加されるため、デバイスへの損傷の可能性が避けられます。すべての制御入力には1.8Vロジック互換のスレッシュホールドがあり、有効な電源電圧範囲で動作していれば、TTLとCMOSの両方のロジックと互換性が保証されます。ロジック・ピンにプルダウン抵抗を内蔵しているため、外部コンポーネントが不要になり、システムのサイズとコストを削減できます。

6 Pin Configuration and Functions



Pin Functions

| NAME | PIN | | TYPE ⁽¹⁾ | DESCRIPTION ⁽²⁾ |
|------------------------|------------------------|------|---------------------|---|
| | TSSOP / SOT-23-THIN | UQFN | | |
| SEL | 1 | 15 | I | Select pin: controls state of switches according to 表 1 . Internal 6 M Ω pull-down to GND. |
| S1A | 2 | 16 | I/O | Source pin 1A. Can be an input or output. |
| S1B | 3 | 1 | I/O | Source pin 1B. Can be an input or output. |
| D1 | 4 | 2 | I/O | Drain pin 1. Can be an input or output. |
| S2A | 5 | 3 | I/O | Source pin 2A. Can be an input or output. |
| S2B | 6 | 4 | I/O | Source pin 2B. Can be an input or output. |
| D2 | 7 | 5 | I/O | Drain pin 2. Can be an input or output. |
| GND | 8 | 6 | P | Ground (0 V) reference |
| D3 | 9 | 7 | I/O | Drain pin 3. Can be an input or output. |
| S3B | 10 | 8 | I/O | Source pin 3B. Can be an input or output. |
| S3A | 11 | 9 | I/O | Source pin 3A. Can be an input or output. |
| D4 | 12 | 10 | I/O | Drain pin 4. Can be an input or output. |
| S4B | 13 | 11 | I/O | Source pin 4B. Can be an input or output. |
| S4A | 14 | 12 | I/O | Source pin 4A. Can be an input or output. |
| $\overline{\text{EN}}$ | 15 | 13 | I | Active low enable: When this pin is high, all switches are turned off. When this pin is low, SEL pin controls the signal path selection. Internal 6 M Ω pull-down to GND. |
| VDD | 16 | 14 | P | Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μF to 10 μF between V _{DD} and GND. |

(1) I = input, O = output, I/O = input and output, P = power

(2) Refer to [Device Functional Modes](#) for what to do with unused pins.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾⁽³⁾

| | | MIN | MAX | UNIT |
|-----------------------|---|------|-----|------|
| V_{DD} | Supply voltage | -0.5 | 6 | V |
| V_{SEL} or V_{EN} | Logic control input pin voltage (SEL or \overline{EN}) | -0.5 | 6 | V |
| I_{SEL} or I_{EN} | Logic control input pin current (SEL or \overline{EN}) | -30 | 30 | mA |
| V_S or V_D | Source or drain pin voltage | -0.5 | 6 | V |
| I_S or I_D (CONT) | Source and drain pin continuous current: (SxA, SxB, Dx) | -25 | 25 | mA |
| T_{stg} | Storage temperature | -65 | 150 | °C |
| T_J | Junction temperature | | 150 | °C |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- (3) All voltages are with respect to ground, unless otherwise specified.

7.2 ESD Ratings

| | | | VALUE | UNIT |
|-------------|-------------------------|--|-------|------|
| $V_{(ESD)}$ | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 | V |
| | | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±750 | |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

| | | MIN | MAX | UNIT |
|------------------------------|--|-----|-------------------|------|
| V_{DD} | Supply voltage | 1.5 | 5.5 | V |
| V_S or V_D | Signal path input/output voltage (source or drain pin), $V_{DD} \geq 1.5$ V ⁽¹⁾ | 0 | $V_{DD} \times 2$ | V |
| V_{S_off} or V_{D_off} | Signal path input/output voltage (source or drain pin), $V_{DD} < 1.5$ V ⁽²⁾ | 0 | 3.6 | V |
| V_{SEL} or V_{EN} | Logic control input voltage (\overline{EN} , SEL) | 0 | 5.5 | V |
| T_A | Ambient temperature | -40 | 125 | °C |

- (1) Device input/output can operate up to $V_{DD} \times 2$, with a maximum input/output voltage of 5.5 V.
- (2) V_{S_off} and V_{D_off} refers to the voltage at the source or drain pins when supply is less than 1.5 V.

7.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | DEVICE | DEVICE | DEVICE | UNIT |
|-------------------------------|--|------------|--------------|------------|------|
| | | PW (TSSOP) | DYY (SOT-23) | RSV (UQFN) | |
| | | 16 PINS | 16 PINS | 16 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 117.4 | 123.0 | 129.2 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 47.9 | 70.5 | 69.7 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 63.7 | 50.4 | 58.7 | °C/W |
| Ψ_{JT} | Junction-to-top characterization parameter | 6.9 | 5.0 | 3.6 | °C/W |
| Ψ_{JB} | Junction-to-board characterization parameter | 63.1 | 50.3 | 56.8 | °C/W |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | N/A | N/A | N/A | °C/W |

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

 $V_{DD} = 1.5\text{ V to }5.5\text{ V}$, $GND = 0\text{ V}$, $T_A = -40^\circ\text{C to }+125^\circ\text{C}$

Typical values are at $V_{DD} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$, (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------------|---|---|------|------|---------|---------------|
| POWER SUPPLY | | | | | | |
| V_{DD} | Power supply voltage | | 1.5 | | 5.5 | V |
| I_{DD} | Active supply current | $V_{SEL} = 0\text{ V, }1.4\text{ V or }V_{DD}$ $V_S = 0\text{ V to }5.5\text{ V}$ | | 40 | 68 | μA |
| $I_{DD_STANDBY}$ | Supply current when disabled | $V_{EN} = 1.4\text{ V or }V_{DD}$ $V_S = 0\text{ V to }5.5\text{ V}$ | | 7.5 | 15 | μA |
| DC CHARACTERISTICS | | | | | | |
| R_{ON} | On-resistance | $V_S = 0\text{ V to }V_{DD} \times 2$ $V_{S(max)} = 5.5\text{ V}$ $I_{SD} = 8\text{ mA}$ Refer to ON-State Resistance Figure | | 2 | 4.5 | Ω |
| ΔR_{ON} | On-resistance match between channels | $V_S = V_{DD}$ $I_{SD} = 8\text{ mA}$ Refer to ON-State Resistance Figure | | 0.07 | 0.28 | Ω |
| $R_{ON(FLAT)}$ | On-resistance flatness | $V_S = 0\text{ V to }V_{DD}$ $I_{SD} = 8\text{ mA}$ Refer to ON-State Resistance Figure | | 1 | 1.8 | Ω |
| I_{POFF} | Powered-off I/O pin leakage current | $V_{DD} = 0\text{ V}$ $V_S = 0\text{ V to }3\text{ V}$ $V_D = 0\text{ V}$ $T_A = 25^\circ\text{C}$ Refer to I_{po}ff Leakage Figure | -10 | 0.01 | 10 | nA |
| I_{POFF} | Powered-off I/O pin leakage current | $V_{DD} = 0\text{ V}$ $V_S = 0\text{ V to }3.6\text{ V}$ $V_D = 0\text{ V}$ Refer to I_{po}ff Leakage Figure | -2 | 0.01 | 2 | μA |
| $I_{S(OFF)}$ $I_{D(OFF)}$ | OFF leakage current | Switch Off $V_D = 0.8 \times V_{DD} / 0.2 \times V_{DD}$ $V_S = 0.2 \times V_{DD} / 0.8 \times V_{DD}$ Refer to Off Leakage Figure | -100 | 0.03 | 100 | nA |
| $I_{D(ON)}$ $I_{S(ON)}$ | ON leakage current | Switch On $V_D = 0.8 \times V_{DD} / 0.2 \times V_{DD}$, S pins floating or $V_S = 0.8 \times V_{DD} / 0.2 \times V_{DD}$, D pins floating Refer to On Leakage Figure | -50 | 0.01 | 50 | nA |
| LOGIC INPUTS | | | | | | |
| V_{IH} | Input logic high | | 1.2 | | 5.5 | V |
| V_{IL} | Input logic low | | 0 | | 0.45 | V |
| I_{IH} | Input high leakage current | $V_{SEL} = 1.8\text{ V, }V_{DD}$ | | 1 | ± 2 | μA |
| I_{IL} | Input low leakage current | $V_{SEL} = 0\text{ V}$ | | 0.2 | ± 2 | μA |
| R_{PD} | Internal pull-down resistor on logic pins | | | 6 | | M Ω |
| C_1 | Logic input capacitance | $V_{SEL} = 0\text{ V, }1.8\text{ V or }V_{DD}$ $f = 1\text{ MHz}$ | | 3 | | pF |

7.6 Dynamic Characteristics

 $V_{DD} = 1.5 \text{ V to } 5.5 \text{ V}$, $GND = 0\text{V}$, $T_A = -40^\circ\text{C to } +125^\circ\text{C}$

 Typical values are at $V_{DD} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$, (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------|----------------------------------|--|-----|-------|-----|------|
| C_{OFF} | Source and drain off capacitance | $V_S = 2.5 \text{ V}$ $V_{SEL} = 0 \text{ V}$ $f = 1 \text{ MHz}$ Refer to Capacitance Figure | | 3.5 | 6 | pF |
| C_{ON} | Source and drain on capacitance | $V_S = 2.5 \text{ V}$ $V_{SEL} = 0 \text{ V}$ $f = 1 \text{ MHz}$ Refer to Capacitance Figure | | 7.5 | 12 | pF |
| Q_C | Charge Injection | $V_S = V_{DD}/2$ $R_S = 0 \Omega$, $C_L = 1 \text{ nF}$ Refer to Charge Injection Figure | | 3.5 | | pC |
| O_{ISO} | Off isolation | $R_L = 50 \Omega$ $f = 100 \text{ kHz}$ Refer to Off Isolation Figure | | -90 | | dB |
| | | $R_L = 50 \Omega$ $f = 1 \text{ MHz}$ Refer to Off Isolation Figure | | -75 | | dB |
| X_{TALK} | Channel to Channel crosstalk | $R_L = 50 \Omega$ $f = 100 \text{ kHz}$ Refer to Crosstalk Figure | | -90 | | dB |
| BW | Bandwidth | $R_L = 50 \Omega$ Refer to Bandwidth Figure | | 2 | | GHz |
| I_{LOSS} | Insertion loss | $R_L = 50 \Omega$ $f = 1 \text{ MHz}$ Refer to Bandwidth Figure | | -0.12 | | dB |

7.7 Timing Requirements

 $V_{DD} = 1.5\text{ V to }5.5\text{ V}$, $GND = 0\text{ V}$, $T_A = -40^\circ\text{C to }+125^\circ\text{C}$

 Typical values are at $V_{DD} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$, (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | NOM | MAX | UNIT |
|-------------------------|--|---|-----|-----|-----|---------------|
| t_{TRAN} | Transition time from control input | $V_{DD} = 2.5\text{ V to }5.5\text{ V}$ $V_S = V_{DD}$ $R_L = 200\ \Omega$, $C_L = 15\text{ pF}$ Refer to Transition Timing Figure | | 160 | 350 | ns |
| t_{TRAN} | Transition time from control input | $V_{DD} < 2.5\text{ V}$ $V_S = V_{DD}$ $R_L = 200\ \Omega$, $C_L = 15\text{ pF}$ Refer to Transition Timing Figure | | 180 | 580 | ns |
| $t_{\text{ON(EN)}}$ | Device turn on time from enable pin | $V_S = V_{DD}$ $R_L = 200\ \Omega$, $C_L = 15\text{ pF}$ Refer to Ton(EN) & Toff(EN) Figure | | 12 | 35 | μs |
| $t_{\text{OFF(EN)}}$ | Device turn off time from enable pin | $V_S = V_{DD}$ $R_L = 200\ \Omega$, $C_L = 15\text{ pF}$ Refer to Ton(EN) & Toff(EN) Figure | | 50 | 95 | ns |
| $t_{\text{ON(VDD)}}$ | Device turn on time (V_{DD} to output) | $V_S = 3.6\text{ V}$ V_{DD} rise time = $1\ \mu\text{s}$ $R_L = 200\ \Omega$, $C_L = 15\text{ pF}$ Refer to Ton(vdd) & Toff(vdd) Figure | | 20 | 60 | μs |
| $t_{\text{OFF(VDD)}}$ | Device turn off time (V_{DD} to output) | $V_S = 3.6\text{ V}$ V_{DD} fall time = $1\ \mu\text{s}$ $R_L = 200\ \Omega$, $C_L = 15\text{ pF}$ Refer to Ton(vdd) & Toff(vdd) Figure | | 1.2 | 2.7 | μs |
| $t_{\text{OPEN (BBM)}}$ | Break before make time | $V_S = 1\text{ V}$ $R_L = 200\ \Omega$, $C_L = 15\text{ pF}$ Refer to Topen(BBM) Figure | 0.5 | | | ns |
| $t_{\text{SK(P)}}$ | Inter - channel skew - QFN (RSV) | Refer to Tsk Figure | | 5 | | ps |
| $t_{\text{SK(P)}}$ | Inter - channel skew - DYY (SOT-23) | Refer to Tsk Figure | | 10 | | ps |
| $t_{\text{SK(P)}}$ | Inter - channel skew - TSSOP (PW) | Refer to Tsk Figure | | 18 | | ps |
| t_{PD} | Propagation delay - QFN (RSV) | Refer to Tpd Figure | | 50 | | ps |
| t_{PD} | Propagation delay - DYY (SOT-23) | Refer to Tpd Figure | | 70 | | ps |
| t_{PD} | Propagation delay - TSSOP (PW) | Refer to Tpd Figure | | 95 | | ps |

7.8 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $V_{DD} = 5\text{ V}$ (unless otherwise noted)




Fig 1. On-Resistance vs Source or Drain Voltage




Fig 2. On-Resistance vs Source or Drain Voltage




Fig 3. On-Resistance vs Source or Drain Voltage




Fig 4. On-Resistance vs Source or Drain Voltage




Fig 5. Supply Current vs Logic Voltage




Fig 6. Supply Current vs Supply Voltage

Typical Characteristics (continued)




图 7. On-Leakage vs Source or Drain Voltage




图 8. On-Leakage vs Temperature




图 9. Off-Leakage vs Source or Drain Voltage




图 10. Off-Leakage vs Temperature




图 11. IPOFF Leakage vs Source or Drain Voltage






图 12. IPOFF Leakage vs Temperature


Typical Characteristics (continued)




13. IPOFF Leakage vs Temperature




14. IPOFF Leakage vs Source or Drain Voltage




15. $T_{TRANSITION}$ vs Supply Voltage



16. $T_{TRANSITION}$ vs Temperature




17. $T_{ON}(VDD)$ and $T_{OFF}(VDD)$ vs Supply Voltage




18. $T_{ON}(EN)$ vs Supply Voltage


Typical Characteristics (continued)




19. $T_{OFF} (EN)$ vs Supply Voltage




20. Skew and Propagation Delay vs Supply Voltage




21. Charge Injection vs Source Voltage



22. Capacitance vs Frequency




23. Off Isolation and Crosstalk vs Frequency




24. On-Response vs Frequency

7.8.1 Eye Diagrams



$T_A = 25^\circ\text{C}$
 Bias = 1.5 V
 50 Ω Termination

☒ 25. Eye Pattern: 2.4 Gbps



$T_A = 25^\circ\text{C}$
 Bias = 1.5 V
 50 Ω Termination

☒ 26. Eye Pattern: 2.4 Gbps Through Path

8 Parameter Measurement Information

8.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (Dx) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. The measurement setup used to measure R_{ON} is shown in Figure 27. Voltage (V) and current (I_{SD}) are measured using this setup, and R_{ON} is computed as shown below with $R_{ON} = V / I_{SD}$:




Figure 27. On-Resistance Measurement Setup

8.2 Off-Leakage Current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol $I_{D(OFF)}$.

The setup used to measure both off-leakage currents is shown in Figure 28.






Figure 28. Off-Leakage Measurement Setup

8.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$.

Either the source pin or drain pin is left floating during the measurement.  29 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




 29. On-Leakage Measurement Setup

8.4 I_{POFF} Leakage Current


I_{POFF} leakage current is defined as the leakage current flowing into or out of the source pin when the device is powered off. This current is denoted by the symbol I_{POFF} .


The setup used to measure both I_{POFF} leakage current is shown in  30.



 30. I_{POFF} Leakage Measurement Setup


8.5 Transition Time


Transition time is defined as the time taken by the output of the device to rise or fall 10% after the select signal has risen or fallen past the logic threshold. The 10% transition measurement is utilized to provide the timing of the device. The time constant from the load resistance and load capacitance can be added to the transition time to calculate system level timing.  shows the setup used to measure transition time, denoted by the symbol $t_{\text{TRANSITION}}$.





 31. Transition-Time Measurement Setup

8.6 $t_{\text{ON (EN)}}$ and $t_{\text{OFF (EN)}}$ Time

The $t_{\text{ON (EN)}}$ time is defined as the time taken by the output of the device to rise to 90% after the enable has fallen past the logic threshold. The 90% measurement is used to provide the timing of the device being enabled in the system.  shows the setup used to measure the enable time, denoted by the symbol $t_{\text{ON (EN)}}$.

The $t_{\text{OFF (EN)}}$ time is defined as the time taken by the output of the device to fall to 90% after the enable has fallen past the logic threshold. The 90% measurement is used to provide the timing of the device being disabled in the system.  shows the setup used to measure enable time, denoted by the symbol $t_{\text{OFF (EN)}}$.




 32. $t_{\text{ON (EN)}}$ and $t_{\text{OFF (EN)}}$ Time Measurement Setup

8.7 $t_{ON(VDD)}$ and $t_{OFF(VDD)}$ Time

The $t_{ON(VDD)}$ time is defined as the time taken by the output of the device to rise to 90% after the supply has risen past the supply threshold. The 90% measurement is used to provide the timing of the device turning on in the system. 33 shows the setup used to measure turn on time, denoted by the symbol $t_{ON(VDD)}$.


the $t_{OFF(VDD)}$ time is defined as the time taken by the output of the device to fall to 90% after the supply has fallen past the supply threshold. The 90% measurement is used to provide the timing of the device turning off in the system. 33 shows the setup used to measure turn off time, denoted by the symbol $t_{OFF(VDD)}$.



33. $t_{ON(VDD)}$ and $t_{OFF(VDD)}$ Time Measurement Setup


8.8 Break-Before-Make Delay


Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. 34 shows the setup used to measure break-before-make delay, denoted by the symbol $t_{OPEN(BBM)}$.



34. Break-Before-Make Delay Measurement Setup


8.9 Propagation Delay


Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold.  shows the setup used to measure propagation delay, denoted by the symbol t_{PD} .



 35. Propagation Delay Measurement Setup

8.10 Skew

Skew is defined as the difference between propagation delays of any two outputs of the same device. The skew measurement is taken from the output of one channel rising or falling past 50% to a second channel rising or falling past the 50% threshold when the input signals are switched at the same time.  shows the setup used to measure skew, denoted by the symbol t_{SK} .



 36. Skew Measurement Setup

8.11 Charge Injection

The amount of charge injected into the source or drain of the device during the falling or rising edge of the gate signal is known as charge injection, and is denoted by the symbol Q_C . Figure 37 shows the setup used to measure charge injection from source (Sx) to drain (Dx).




Figure 37. Charge-Injection Measurement Setup

8.12 Capacitance

The parasitic capacitance of the device is captured at the source (Sx), drain (Dx), and select (SELx) pins. The capacitance is measured in both the on and off state and is denoted by the symbol C_{ON} and C_{OFF} . Figure 38 shows the setup used to measure capacitance.






Figure 38. Capacitance Measurement Setup

8.13 Off Isolation


Off isolation is defined as the ratio of the signal at the drain pin (Dx) of the device when a signal is applied to the source pin (Sx) of an off-channel. The characteristic impedance, Z_0 , for the measurement is 50Ω .  shows the setup used to measure off isolation. Use off isolation equation to compute off isolation.




 39. Off Isolation Measurement Setup

$$\text{Off Isolation} = 20 \cdot \text{Log} \left(\frac{V_{\text{OUT}}}{V_{\text{S}}} \right) \tag{1}$$

8.14 Channel-to-Channel Crosstalk


Crosstalk is defined as the ratio of the signal at the drain pin (Dx) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. The characteristic impedance, Z_0 , for the measurement is 50Ω .  shows the setup used to measure, and the equation used to compute crosstalk.




 40. Channel-to-Channel Crosstalk Measurement Setup

$$\text{Channel-to-Channel Crosstalk} = 20 \cdot \text{Log} \left(\frac{V_{\text{OUT}}}{V_{\text{S}}} \right) \tag{2}$$

8.15 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (Dx) of the device. The characteristic impedance, Z_0 , for the measurement is 50 Ω .  shows the setup used to measure bandwidth.



 **41. Bandwidth Measurement Setup**

$$\text{Attenuation} = 20 \times \text{Log} \left(\frac{V_{OUT}}{V_S} \right)$$

(3)

9 Detailed Description


9.1 Overview

The TMUX1574 is a high speed 2:1 (SPDT) 4-ch. switch with powered-off protection up to 3.6 V. Wide operating supply of 1.5 V to 5.5 V allows for use in a wide array of applications from servers and communication equipment to industrial applications. The device supports bidirectional analog and digital signals on the source (SxA, SxB) and drain (Dx) pins. The wide bandwidth of this switch allows little or no attenuation of high-speed signals at the outputs to pass with minimum edge and phase distortion as well as propagation delay.

The enable ($\overline{\text{EN}}$) pin is an active-low logic pin that controls the connection between the source (SxA, SxB) and drain (Dx) pins of the device. The select pin (SEL) controls the state of all four channels of the TMUX1574 and determines which source pin is connected to the drain. Fail-Safe Logic circuitry allows voltages on the logic control pins to be applied before the supply pin, protecting the device from potential damage. All logic control inputs have 1.8V logic compatible thresholds, ensuring both TTL and CMOS logic compatibility when operating in the valid supply voltage range.

Powered-off protection up to 3.6 V on the signal path of the TMUX1574 provides isolation when the supply voltage is removed ($V_{\text{DD}} = 0 \text{ V}$). Without this protection feature, the system can back-power the supply rail through an internal ESD diode and cause potential damage to the system.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Bidirectional Operation

The TMUX1574 conducts equally well from source (SxA, SxB) to drain (Dx) or from drain (Dx) to source (SxA, SxB). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

9.3.2 Beyond Supply Operation

When the TMUX1574 is powered from 1.5 V to 5.5 V, the valid signal path input/output voltage ranges from GND to $V_{\text{DD}} \times 2$, with a maximum input/output voltage of 5.5 V.

Example 1: If the TMUX1574 is powered at 1.5V, the signal range is 0 V to 3 V.

Example 2: If the TMUX1574 is powered at 3V, the signal range is 0 V to 5.5 V.

Example 3: If the TMUX1574 is powered at 5.5V, the signal range is 0 V to 5.5 V.

Other voltage levels not mentioned in the examples support Beyond Supply Operation as long as the supply voltage falls within the recommended operation conditions of 1.5 V to 5.5 V.

Feature Description (continued)

9.3.3 1.8 V Logic Compatible Inputs

The TMUX1574 has 1.8-V logic compatible control inputs. Regardless of the V_{DD} voltage, the control input thresholds remain fixed, allowing a 1.8-V processor GPIO to control the TMUX1574 without the need for an external translator. This saves both space and BOM cost. For more information on 1.8 V logic implementations, refer to [Simplifying Design with 1.8 V logic Muxes and Switches](#).

9.3.4 Powered-off Protection

Powered-off protection up to 3.6 V on the signal path of the TMUX1574 provides isolation when the supply voltage is removed ($V_{DD} = 0$ V). When the TMUX1574 is powered-off, the I/Os of the device remain in a high-Z state. Powered-off protection minimizes system complexity by removing the need for power supply sequencing on the signal path. The device performance remains within the leakage performance mentioned in the Electrical Specifications. For more information on powered-off protection, refer to [Eliminate Power Sequencing with Powered-off Protection Signal Switches](#).

9.3.5 Fail-Safe Logic

The TMUX1574 has Fail-Safe Logic on the control input pins (SELx) which allows for operation up to 5.5 V, regardless of the state of the supply pin. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the select pins of the TMUX1574 to be ramped to 5.5 V while $V_{DD} = 0$ V. Additionally, the feature enables operation of the TMUX1574 with $V_{DD} = 1.5$ V while allowing the select pins to interface with a logic level of another device up to 5.5 V.

9.3.6 Low Capacitance

The TMUX1574 has very low capacitance in both the ON and OFF states on the source and drain pins. Low capacitance helps to reduce large overshoots and ringing of an amplifier circuit when the switch is connected to the feedback network. Additionally, low capacitance improves system settling time by reducing the switch time constant formed by the On-resistance and On-capacitance. For more information on the benefits of low capacitance refer to [Improve Stability Issues with Low \$C_{ON}\$ Multiplexers](#).

9.3.7 Integrated Pull-Down Resistors

The TMUX1574 has internal weak pull-down resistors (6 M Ω) to GND to ensure the logic pins are not left floating. This feature integrates up to four external components and reduces system size and cost.

9.4 Device Functional Modes

The enable ($\overline{\text{EN}}$) pin is an active-low logic pin that controls the connection between the source (SxA, SxB) and drain (Dx) pins of the device. When the enable pin is pulled high, all switches are turned off. When the enable is pulled low, the select pin controls the signal path selection. The select pin (SEL) controls the state of all four channels of the TMUX1574 and determines which source pin is connected to the drain pins. When the select pin is pulled low, the SxA pin conducts to the corresponding Dx pins. When the select pin is pulled high, the SxB pin conducts to the corresponding Dx pins. The TMUX1574 logic pins have internal weak pull-down resistors (6 M Ω) to GND so that it powers-on in a known state.

The TMUX1574 can be operated without any external components except for the supply decoupling capacitors. Unused logic control pins should be tied to GND or V_{DD} in order to ensure the device does not consume additional current as highlighted in [Implications of Slow or Floating CMOS Inputs](#). Unused signal path inputs (SxA, SxB, or Dx) should be connected to GND.

9.5 Truth Tables

表 1. TMUX1574 Truth Table

| INPUTS | | Selected Source Pins Connected To Drain Pins (Dx) |
|------------------------|------------------|--|
| $\overline{\text{EN}}$ | SEL | |
| 0 | 0 | S1A connected to D1 S2A connected to D2 S3A connected to D3 S4A connected to D4 |
| 0 | 1 | S1B connected to D1 S2B connected to D2 S3B connected to D3 S4B connected to D4 |
| 1 | X ⁽¹⁾ | Hi-Z (OFF) |

(1) X denotes *don't care*.

10 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The TMUX15xx family offers high-speed system performance across a wide operating supply (1.5 V to 5.5 V) and operating temperature (-40°C to +125°C). The TMUX1574 supports a number of features that improve system performance such as [1.8 V logic compatibility](#), [supports input voltages beyond supply](#), [Fail-Safe Logic](#), and [Powered-off Protection up to 3.6 V](#). These features make the TMUX15xx a family of protection multiplexers and switches that can reduce system complexity, board size, and overall system cost.

10.2 Typical Application

Common applications that require the features of the TMUX1574 include multiplexing various protocols from a processor or MCU such as SPI, JTAG, or standard GPIO signals. The TMUX1574 provides superior isolation performance when the device is powered. The added benefit of powered-off protection allows a system to minimize complexity by eliminating the need for power sequencing in hot-swap and live insertion applications. The example shown in [Figure 42](#) illustrates the use of the TMUX1574 to multiplex an SPI bus to multiple flash memory devices.




图 42. Multiplexing Flash Memory

10.2.1 Design Requirements

For this design example, use the parameters listed in [Table 2](#).

表 2. Design Parameters

| PARAMETERS | VALUES |
|-----------------------------|------------------|
| Supply (V_{DD}) | 3.3 V |
| Input / Output signal range | 0 V to 3.3 V |
| Control logic thresholds | 1.8 V compatible |

10.2.2 Detailed Design Procedure

The TMUX1574 can be operated without any external components except for the supply decoupling capacitors. The TMUX1574 has internal weak pull-down resistors (6 M Ω) to GND so that it powers-on with the switches in a known state. All inputs signals passing through the switch must fall within the recommend operating conditions of the TMUX1574 including signal range and continuous current. For this design example, with a supply of 3.3 V, the signals can range from 0 V to 3.3 V when the device is powered. This example can also utilize the [Powered-off Protection](#) feature and the inputs can range from 0 V to 3.6 V when $V_{DD} = 0$ V. The max continuous current can be 25 mA. Due to the voltage range and high speed capability, the TMUX1574 example is suitable for use in SPI, JTAG, and I2S applications. Refer to [Enabling SPI-based flash memory expansion by using multiplexers](#) for more information on using switches and multiplexers for SPI protocol expansion.

10.2.3 Application Curves

Two important specifications when using a switch or multiplexer to pass signals are the device propagation delay and skew.




FIG 43. Propagation Delay and Skew Measurement


11 Power Supply Recommendations


The TMUX1574 operates across a wide supply range of 1.5 V to 5.5 V. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the V_{DD} supply to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1 μ F to 10 μ F from V_{DD} to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.

12 Layout

12.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self-inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners.  44 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.



 44. Trace Example


Route the high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.


Do not route high speed signal traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices or ICs that use or duplicate clock signals.

Avoid stubs on the high-speed signals traces because they cause signal reflections.

Route all high-speed signal traces over continuous GND planes, with no interruptions.

Avoid crossing over anti-etch, commonly found with plane splits.

When working with high frequencies, a printed circuit board with at least four layers is recommended; two signal layers separated by a ground and power layer as shown in  45.



 45. Example Layout

The majority of signal traces must run on a single layer, preferably Signal 1. Immediately next to this layer must be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies.

 46 illustrates an example of a PCB layout with the TMUX1574. Some key considerations are:

Layout Guidelines (continued)

Decouple the V_{DD} pin with a 0.1- μF capacitor, placed as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the V_{DD} supply.


High-speed switches require proper layout and design procedures for optimum performance.

Keep the input lines as short as possible.

Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.

Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

12.2 Layout Example



⊗ 46. Example Layout

13 デバイスおよびドキュメントのサポート

13.1 ドキュメントのサポート

13.1.1 関連資料

テキサス・インスツルメンツ、『[低CONマルチプレクサにおける安定性の問題の改善](#)』

テキサス・インスツルメンツ、『[Enabling SPI-based flash memory expansion by using multiplexers](#)』(英語)

テキサス・インスツルメンツ、『[1.8Vロジックのマルチプレクサおよびスイッチにおける設計の単純化](#)』

テキサス・インスツルメンツ、『[電源オフ保護を備えた信号スイッチで電源シーケンスを不要に](#)』

テキサス・インスツルメンツ、『[高電圧アナログ・マルチプレクサのシステムレベル保護](#)』

テキサス・インスツルメンツ、『[高速インターフェイスのレイアウト・ガイドライン](#)』

テキサス・インスツルメンツ、『[高速レイアウト・ガイドライン](#)』

テキサス・インスツルメンツ、『[QFN/SONのPCB実装](#)』

テキサス・インスツルメンツ、『[クワッド・フラットパック・リード端子なしロジック・パッケージ](#)』

13.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

13.3 コミュニティ・リソース

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

13.4 商標

E2E is a trademark of Texas Instruments.

13.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

13.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| TMUX1574DYR | ACTIVE | SOT-23-THIN | DYY | 16 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | TMUX1574 | Samples |
| TMUX1574PWR | ACTIVE | TSSOP | PW | 16 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | MUX1574 | Samples |
| TMUX1574RSVR | ACTIVE | UQFN | RSV | 16 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 1574 | Samples |
| TMUX1574T8RSVR | ACTIVE | UQFN | RSV | 16 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 1574 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TMUX1574DYR | SOT-23-THIN | DYY | 16 | 3000 | 330.0 | 12.4 | 4.8 | 3.6 | 1.6 | 8.0 | 12.0 | Q3 |
| TMUX1574PWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| TMUX1574RSVR | UQFN | RSV | 16 | 3000 | 178.0 | 13.5 | 2.1 | 2.9 | 0.75 | 4.0 | 12.0 | Q1 |
| TMUX1574T8RSVR | UQFN | RSV | 16 | 3000 | 180.0 | 9.5 | 2.1 | 2.9 | 0.75 | 4.0 | 8.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal


| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TMUX1574DYR | SOT-23-THIN | DYY | 16 | 3000 | 336.6 | 336.6 | 31.8 |
| TMUX1574PWR | TSSOP | PW | 16 | 2000 | 356.0 | 356.0 | 35.0 |
| TMUX1574RSVR | UQFN | RSV | 16 | 3000 | 189.0 | 185.0 | 36.0 |
| TMUX1574T8RSVR | UQFN | RSV | 16 | 3000 | 189.0 | 185.0 | 36.0 |




4224642/D 07/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
5. Reference JEDEC Registration MO-345, Variation AA




LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



4224642/D 07/2024

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 20X

4224642/D 07/2024

NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



4220204/A 02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220204/A 02/2017

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


RSV 16

UQFN - 0.55 mm max height


1.8 x 2.6, 0.4 mm pitch

ULTRA THIN QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4231225/A



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT

RSV0016A

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 25X



4220314/C 02/2020

NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

RSV0016A

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 25X

4220314/C 02/2020

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、ます。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated