











THS3122, THS3125

SLOS382E - SEPTEMBER 2001 - REVISED MAY 2015

# THS312x Low-Noise, High-Speed, 450-mA Current Feedback Amplifiers

#### **Features**

- Low Noise:
  - 2.9-pA/√Hz Noninverting Current Noise
  - 10.8-pA/√Hz Inverting Current Noise
  - 2.2-nV/√Hz Voltage Noise
  - 128-MHz , -3-dB BW (R<sub>L</sub> = 50 Ω, R<sub>F</sub> = 470 Ω)
  - 1550-V/ $\mu$ s Slew Rate (G = 2, R<sub>I</sub> = 50Ω)
- High Output Current: 450 mA
- High Speed:
  - 128-MHz , -3-dB BW (R<sub>I</sub> = 50 Ω, R<sub>F</sub> = 470 Ω)
  - 1550-V/μs Slew Rate (G = 2, R<sub>I</sub> = 50Ω)
  - 26-V<sub>PP</sub> Output Voltage,  $R_1 = 50 \Omega$
  - -80 dBc (1 MHz, 2 V<sub>PP</sub>, G = 2)
- Wide Output Swing:
  - 26-V<sub>PP</sub> Output Voltage, R<sub>L</sub>= 50  $\Omega$
  - -80 dBc (1 MHz, 2 V<sub>PP</sub>, G = 2)
  - 370-µA Shutdown Supply Current
- Low Distortion:
  - -80 dBc (1 MHz, 2 V<sub>PP</sub>, G = 2)
  - 370-µA Shutdown Supply Current
- Low-Power Shutdown Mode (THS3125)
  - 370-µA Shutdown Supply Current
- Standard SOIC, HSOP PowerPAD™, and HTSSOP PowerPAD Packages

# **Applications**

- Video Distribution
- Instrumentation
- Line Drivers
- Motor Drivers
- Piezo Drivers

# 3 Description

The THS3122 and THS3125 are low-noise, highspeed current feedback amplifiers, with high output current drive. This makes them ideal for any application that requires low distortion over a wide frequency with heavy loads. The THS3122 and THS3125 can drive four serially-terminated video lines while maintaining a differential gain error less than 0.03%.

The high output drive capability of the THS3122 and THS3125 enables the devices to drive  $50-\Omega$  loads with low distortion over a wide range of output voltages:


- –80-dBc THD at 2 V<sub>PP</sub>
- -75-dBc THD at 8 V<sub>PP</sub>


The THS3122 and THS3125 operate from ±5-V to ±15-V supply voltages while drawing as little as 7.2 mA of supply current per channel. The THS3125 offers a low-power shutdown mode, reducing the supply current to only 370  $\mu A$ . The THS3122 and THS3125 are packaged in SOIC, HSOP, and HTSSOP packages.

# Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)					
TUCOACO	SOIC (8)	4.90 mm × 3.91 mm					
THS3122	HSOP (8)	4.89 mm × 3.90 mm					
THS3125	SOIC (14)	8.65 mm × 3.91 mm					
11153125	HTSSOP (14)	5.00 mm × 4.40 mm					

(1) For all available packages, see the package option addendum at the end of the data sheet.





THS3122





# **Table of Contents**

1	Features 1		7.11 Typical Characteristics: Table Of Graphs	7
2	Applications 1		7.12 Typical Characteristics	<b>8</b>
3	Description 1	8	Detailed Description	14
4	Revision History2		8.1 Overview	14
5	Device Options		8.2 Feature Description	14
6	Pin Configuration and Functions		8.3 Device Functional Modes	16
7	Specifications4	9	Application and Implementation	18
•	7.1 Absolute Maximum Ratings		9.1 Application Information	18
	7.2 Dissipation Ratings Table	10	Layout	22
	7.3 Recommended Operating Conditions		10.1 Layout Guidelines	22
	7.4 Electrical Characteristics: Dynamic Performance 5	11	Device and Documentation Support	26
	7.5 Electrical Characteristics: Noise and Distortion		11.1 Related Links	
	Performance5		11.2 Community Resources	26
	7.6 Electrical Characteristics: DC Performance 6		11.3 Trademarks	26
	7.7 Electrical Characteristics: Input Characteristics 6		11.4 Electrostatic Discharge Caution	26
	7.8 Electrical Characteristics: Output Characteristics 6		11.5 Glossary	26
	7.9 Electrical Characteristics: Power Supply 7		Mechanical, Packaging, and Orderable	
	7.10 Electrical Characteristics: Shutdown Characteristics (THS3125 Only)7		Information	26

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	hanges from Revision D (February 2011) to Revision E	Page
•	Added missing minus sign to temperature range in Available Options table	3
•	Changed Input Offset parameter maximum values in Electrical Charateristics for DC Performance	6
•	Added Detailed Description section	14
•	Added Application and Implementation section	
<u>•</u>	Change Application Information section	18
Cł	hanges from Revision C (July 2010) to Revision D	Page
•	Changed output current (absolute maximum) from 275 mA to 550 mA	4
Cł	hanges from Revision B (October, 2009) to Revision C	Page
•	Corrected REF pin name for THS3125 shown in front-page figure	1
•	Deleted Shutdown pin input levels parameters and specifications from Recommended Operating Conditions tal	ble 4
•	Updated Shutdown Characteristics table test conditions; changed GND to REF, corrected V <sub>SHDN</sub> notations	<mark>7</mark>
•	Added V <sub>REF</sub> and V <sub>SHDN</sub> parameters and specifications to <i>Shutdown Characteristics</i> table	<del>7</del>
•	Revised second and fourth paragraphs of Saving Power with Shutdown Functionality section	14
•	Updated equation in Power-Down Reference Pin Operation section that describes usable range at the REF pin	ı 15
•	Revised paragraph in Power-Down Reference Pin Operation that discusses behavior of unterminated REF pin	15

Product Folder Links: THS3122 THS3125

John Documentation Feedback




# 5 Device Options<sup>(1)</sup>


	PACKAGED DEVICE					
T <sub>A</sub>	SOIC-8 (D)	HSOP-8 PowerPAD (DDA)	SOIC-14 (D)	HTSSOP-14 (PWP)	EVALUATION MODULES	
0°C to +70°C	THS3122CD	THS3122CDDA	THS3125CD	THS3125CPWP	THS3122EVM,	
-40°C to +85°C	THS3122ID	THS3122IDDA	THS3125ID	THS3125IPWP	THS3125EVM	

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet.

# 6 Pin Configuration and Functions



THS3122: D and DDA Packages



#### **Pin Functions**

	PIN		1/0	DESCRIPTION	
NAME	THS3122	THS3125	1/0	DESCRIPTION	
1 IN+	3	3	I	Noninverting amplifier 1 input	
1 IN-	2	2	I	Inverting amplifier 1 input	
1 OUT	1	1	0	Amplifier 1 output	
2 IN+	5	11	I	Noninverting amplifier 2 input	
2 IN-	6	12	I	Inverting amplifier 2 input	
2 OUT	7	13	0	Amplifier 2 output	
N/C	_	5, 7, 8, 10	_	No internal connection.	
SHUTDOWN	_	9	I	Shutdown control. Logic low = active; logic high = power down.	
REF	_	6	I	Reference for shutdown threshold control	
V <sub>CC+</sub>	8	14	Ρ	Positive power supply	
V <sub>CC</sub> -	4	4	Р	Negative power supply	



# 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT	
Supply voltage, V <sub>CC+</sub> to V <sub>CC-</sub>			33	V	
Input voltage		-V <sub>CC</sub>	+V <sub>CC</sub>	V	
Differential input voltage		-4	+4	V	
Output current <sup>(2)</sup>			550	mA	
Total power dissipation at (or below) +25°C free-air temperature		See [	See Dissipation Ratings Table		
Maximum junction temperature			150	°C	
On another from all towns and the T	Commercial	0	70	°C	
Operating free-air temperature, T <sub>A</sub>	Industrial	-40	+85	°C	
Storage temperature, T <sub>stg</sub>	Commercial	-65	+125	°C	
	Industrial	-65	+125	°C	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Dissipation Ratings Table

PACKAGE	$\theta_{ m JA}$	T <sub>A</sub> = +25°C POWER RATING
D-8	95°C/W <sup>(1)</sup>	1.32 W
DDA	67°C/W	1.87 W
D-14	66.6°C/W <sup>(1)</sup>	1.88 W
PWP	37.5°C/W	3.3 W

<sup>(1)</sup> These data were taken using the JEDEC proposed high-K test PCB. For the JEDEC low-K test PCB, the θ<sub>JA</sub> is 168°C/W for the D-8 package and 122.3°C/W for the D-14 package.

## 7.3 Recommended Operating Conditions

		MIN	NOM MAX	UNIT
Supply voltage V to V	Dual supply	±5	±15	V
Supply voltage, V <sub>CC+</sub> to V <sub>CC-</sub>	Single supply	10	30	V
Operating free air temperature. T	C-suffix	0	+70	°C
Operating free-air temperature, T <sub>A</sub>	I-suffix	-40	+85	°C

<sup>(2)</sup> The THS3122 and THS3125 may incorporate a PowerPAD on the underside of the chip. This pad acts as a heatsink and must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI Technical Brief SLMA002 for more information about utilizing the PowerPAD thermally-enhanced package.



# 7.4 Electrical Characteristics: Dynamic Performance

Over operating free-air temperature range,  $T_A = +25$ °C,  $V_{CC} = \pm 15$  V,  $R_F = 750$   $\Omega$ , and  $R_L = 100$   $\Omega$  (unless otherwise noted).

PARAMETER		TI	TEST CONDITIONS			MAX	UNIT
		D 50.0	D 5000 1	$V_{CC} = \pm 5 \text{ V}$	138		MHz
	Small-signal bandwidth (–3 dB)	$R_L = 50 \Omega$	$R_F = 50 \Omega, G = 1$	$V_{CC} = \pm 15 \text{ V}$	160		MHz
	Smail-signal bandwidth (–3 db)	$R_1 = 50 \Omega$	$R_F = 470 \Omega, G = 2$	$V_{CC} = \pm 5 \text{ V}$	126		MHz
BW		$R_L = 50 \Omega$	$R_F = 470 \Omega$ , $G = 2$	$V_{CC} = \pm 15 \text{ V}$	128		MHz
DVV	Bandwidth (0.1 dB)	R <sub>F</sub> = 470 Ω. G = 2	B 470 0 C 2		20		MHz
		$R_F = 470 \Omega$ , $G = 2$		$V_{CC} = \pm 15 \text{ V}$	30		MHz
	Full power bandwidth	G = -1	$V_{O(PP)} = 4 V$	$V_{CC} = \pm 5 \text{ V}$	47		MHz
			V <sub>O(PP)</sub> = 20 V	$V_{CC} = \pm 15 \text{ V}$	64		MHz
			$V_O = 10 V_{PP}$	$V_{CC} = \pm 15 \text{ V}$	1550		V/µs
SR	Slew rate <sup>(1)</sup> , G = 8	$G = 2, R_F = 680\Omega$	\/ _ <b>F</b> \/	$V_{CC} = \pm 5 \text{ V}$	500		V/µs
			$V_O = 5 V_{PP}$	$V_{CC} = \pm 15 \text{ V}$	1000		V/µs
	Sattling time to 0.1%	G - 1	$V_O = 2 V_{PP}$	$V_{CC} = \pm 5 \text{ V}$	53		ns
t <sub>s</sub>	Settling time to 0.1%	G = -1	$V_O = 5 V_{PP}$	$V_{CC} = \pm 15 \text{ V}$	64		ns

<sup>(1)</sup> Slew rate is defined from the 25% to the 75% output levels.

## 7.5 Electrical Characteristics: Noise and Distortion Performance

Over operating free-air temperature range,  $T_A$  = +25°C,  $V_{CC}$  = ±15 V,  $R_F$  = 750  $\Omega$ , and  $R_L$  = 100  $\Omega$  (unless otherwise noted).

PARAMETER		ETER	TEST CONDITIONS	6	MIN TYP MA	X UNIT
			$G = 2$ , $R_F = 470 \Omega$ , $V_{CC} = \pm 15 V$ ,	V <sub>O(PP)</sub> = 2 V	-80	dBc
THD	Total harmani	a diatortion	f = 1 MHz	$V_{O(PP)} = 8 V$	<b>-</b> 75	dBc
טחו	Total harmonic distortion		$G = 2$ , $R_F = 470 \Omega$ , $V_{CC} = \pm 5 V$ ,	V <sub>O(PP)</sub> = 2 V	<b>–77</b>	dBc
			f = 1 MHz	V <sub>O(PP)</sub> = 5 V	-76	dBc
$V_n$	Input voltage r	noise	V <sub>CC</sub> = ±5 V, ±15 V	f = 10 kHz	2.2	nV/√ <del>Hz</del>
	Input current noise	Noninverting Input	V <sub>CC</sub> = ±5 V, ±15 V	f = 10 kHz	2.9	pA/√ <del>Hz</del>
'n		Inverting Input	V <sub>CC</sub> = ±5 V, ±15 V	f = 10 kHz	10.8	pA/√ <del>Hz</del>
	Connecte!!		G = 2, f = 1 MHz, V <sub>O</sub> = 2 V <sub>PP</sub>	$V_{CC} = \pm 5 \text{ V}$	-67	dBc
	Crosstalk			V <sub>CC</sub> = ±15 V	-67	dBc
			$G = 2$ , $R_L = 150 Ω$	$V_{CC} = \pm 5 \text{ V}$	0.01%	
	Differential gain error  Differential phase error		40 IRE modulation, ±100 IRE Ramp NTSC and PAL	V <sub>CC</sub> = ±15 V	0.01%	
			G = 2, R <sub>L</sub> = 150 Ω	$V_{CC} = \pm 5 \text{ V}$	0.011	degrees
			40 IRE modulation ±100 IRE Ramp NTSC and PAL	V <sub>CC</sub> = ±15 V	0.011	degrees



## 7.6 Electrical Characteristics: DC Performance

Over operating free-air temperature range,  $T_A = +25$ °C,  $V_{CC} = \pm 15$  V,  $R_F = 750$   $\Omega$ , and  $R_L = 100$   $\Omega$  (unless otherwise noted).

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V	lanut offeet voltege	$V_{IC} = 0 \text{ V}, V_{O} = 0 \text{ V},$	T <sub>A</sub> = +25°C		6	±20	mV
V <sub>IO</sub>	Input offset voltage	$V_{CC} = \pm 5 \text{ V}, V_{CC} = \pm 15 \text{ V}$	T <sub>A</sub> = full range			±25	mV
	Channel offeet voltage metabing	$V_{IC} = 0 \text{ V}, V_{O} = 0 \text{ V},$	$T_A = +25^{\circ}C$		1	3	mV
	Channel offset voltage matching	$V_{CC} = \pm 5 \text{ V}, V_{CC} = \pm 15 \text{ V}$	T <sub>A</sub> = full range			4	mV
	Offset drift	$V_{IC} = 0 \text{ V}, V_{O} = 0 \text{ V}, V_{CC} = \pm 5 \text{ V}, V_{CC} = \pm 15 \text{ V}$	T <sub>A</sub> = full range		10		μV/°C
	IN- Input bias current	$V_{IC} = 0 \text{ V}, V_{O} = 0 \text{ V}, V_{CC} = \pm 5 \text{ V}, V_{CC} = \pm 15 \text{ V}$	$T_A = +25^{\circ}C$		6	23	μΑ
			T <sub>A</sub> = full range			30	μΑ
I <sub>IB</sub>	IN Laborat bigg gurrent	$V_{IC} = 0 \text{ V}, V_{O} = 0 \text{ V},$ $V_{CC} = \pm 5 \text{ V}, V_{CC} = \pm 15 \text{ V}$	$T_A = +25^{\circ}C$		0.33	2	μΑ
	IN+ Input bias current		T <sub>A</sub> = full range			3	μΑ
	lanut offeet current	V <sub>IC</sub> = 0 V, V <sub>O</sub> = 0 V, V <sub>CC</sub> = ±5 V, V <sub>CC</sub> = ±15 V	$T_A = +25^{\circ}C$		5.4	22	μΑ
I <sub>IO</sub>	Input offset current		T <sub>A</sub> = full range			30	μΑ
Z <sub>OL</sub>	Open-loop transimpedance	$V_{CC} = \pm 5 \text{ V}, V_{CC} = \pm 15 \text{ V}$	$R_L = 1 k\Omega$		1		МΩ

# 7.7 Electrical Characteristics: Input Characteristics

Over operating free-air temperature range,  $T_A$  = +25°C,  $V_{CC}$  = ±15 V,  $R_F$  = 750  $\Omega$ , and  $R_L$  = 100  $\Omega$  (unless otherwise noted).

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V <sub>ICR</sub>	Input common-mode voltage range	$V_{CC} = \pm 5 \text{ V}$	T <sub>A</sub> = full range	±2.5	±2.7		V
	input common-mode voltage range	V <sub>CC</sub> = ±15 V	T <sub>A</sub> = full range	±12.5	±12.7		V
	Common-mode rejection ratio	V .EV.V 2.EV.to :2.EV	$T_A = +25$ °C	58	62		dB
CMRR		$V_{CC} = \pm 5 \text{ V}, V_{I} = -2.5 \text{ V to } +2.5 \text{ V}$	T <sub>A</sub> = full range	56			dB
CIVIKK		$V_{CC} = \pm 15 \text{ V}, V_{I} = -12.5 \text{ V to } +12.5 \text{ V}$	$T_A = +25^{\circ}C$	63	67		dB
			T <sub>A</sub> = full range	60			dB
В	lanut registance	IN+			1.5		МΩ
R <sub>I</sub>	Input resistance	IN-			15		Ω
C <sub>I</sub>	Input capacitance				2		pF

# 7.8 Electrical Characteristics: Output Characteristics

Over operating free-air temperature range,  $T_A$  = +25°C,  $V_{CC}$  = ±15 V,  $R_F$  = 750  $\Omega$ , and  $R_L$  = 100  $\Omega$  (unless otherwise noted).

	PARAMETER		TEST CONDIT	TONS		MIN	TYP	MAX	UNIT
		G = 4,	$V_I = 1.06 \text{ V}, V_{CC} = \pm 5 \text{ V},$	$R_L = 1 k\Omega$	$T_A = +25$ °C		4.1		V
		G = 4,	$V_{I} = 1.025 \text{ V}, V_{CC} = \pm 5 \text{ V},$	$R_L = 50\Omega$	$T_A = +25$ °C	3.8	4		V
\/	Output voltage swing				T <sub>A</sub> = full range	3.7			V
Vo		G = 4,	$V_I = 3.6 \text{ V}, V_{CC} = \pm 15 \text{ V},$	$R_L = 1 k\Omega$	$T_A = +25$ °C		14.2		V
		C 4	$V_{I} = 3.325 \text{ V}, V_{CC} = \pm 15 \text{ V},$	$R_L = 50\Omega$	$T_A = +25$ °C	12	13.3		V
		G = 4,	V <sub>1</sub> = 3.325 V, V <sub>CC</sub> = ±15 V,		T <sub>A</sub> = full range	11.5			V
	Output ourront drive	G = 4,	$V_I = 1.025 \text{ V}, V_{CC} = \pm 5 \text{ V},$	$R_L = 10 \Omega$	$T_A = +25$ °C	200	280		mA
IO	Output current drive	G = 4,	$V_I = 3.325 \text{ V}, V_{CC} = \pm 15 \text{ V},$	$R_L = 25 \Omega$	$T_A = +25$ °C	360	440		mA
$r_{o}$	Output resistance	Open lo	ор		T <sub>A</sub> = +25°C		14		Ω



# 7.9 Electrical Characteristics: Power Supply

Over operating free-air temperature range,  $T_A$  = +25°C,  $V_{CC}$  = ±15 V,  $R_F$  = 750  $\Omega$ , and  $R_L$  = 100  $\Omega$  (unless otherwise noted).

	PARAMETER	TEST CONDITIO	NS	MIN	TYP	MAX	UNIT
		\/5 \/	$T_A = +25$ °C		7.2	9	mA
	Quiescent current (per channel)	$V_{CC} = \pm 5 \text{ V}$	T <sub>A</sub> = full range			10	mA
Icc	Quiescent current (per channel)	\/ .45\/	$T_A = +25$ °C		8.4	10.5	mA
		$V_{CC} = \pm 15 \text{ V}$	T <sub>A</sub> = full range			11.5	mA
		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	$T_A = +25$ °C	53	60		dB
PSRR	Dower cumply rejection ratio	$V_{CC} = \pm 5 \text{ V} \pm 1 \text{ V}$	T <sub>A</sub> = full range	50			dB
PSKK	Power-supply rejection ratio	\/ .4E\/ .4\/	$T_A = +25^{\circ}C$	60	69		dB
		$V_{CC} = \pm 15 \text{ V} \pm 1 \text{ V}$	T <sub>A</sub> = full range	55			dB

# 7.10 Electrical Characteristics: Shutdown Characteristics (THS3125 Only)

Over operating free-air temperature range,  $T_A = +25$ °C,  $V_{CC} = \pm 15$  V,  $R_F = 750$   $\Omega$ , and  $R_L = 100$   $\Omega$  (unless otherwise noted).

	PARAMETER	TEST CONDITIO	NS	MIN TYP MA			UNIT
I <sub>CC(SHDN)</sub>	Shutdown quiescent current (per channel)	REF = 0 V, $V_{CC}$ = ±5 V to ±15 V	$V_{SHDN} = 3.3 \text{ V}$		370	500	μA
t <sub>DIS</sub>	Disable time (1)	REF = 0 V, V <sub>CC</sub> = ±5 V to ±15 V			500		μs
t <sub>EN</sub>	Enable time <sup>(1)</sup>	REF = 0 V, $V_{CC}$ = ±5 V to ±15 V			200		μs
I <sub>IL(SHDN)</sub>	Shutdown pin low level leakage current	REF = 0 V, V <sub>CC</sub> = ±5 V to ±15 V	V <sub>SHDN</sub> = 0 V		18	25	μA
I <sub>IH(SHDN)</sub>	Shutdown pin high level leakage current	REF = 0 V, V <sub>CC</sub> = ±5 V to ±15 V	$V_{SHDN} = 3.3 V$		110	130	μA
$V_{REF}$	REF pin voltage level			V <sub>CC</sub> -		V <sub>CC+</sub> - 4	٧
		Enable				REF + 0.8	٧
V <sub>SHDN</sub>	SHUTDOWN pin voltage level	Disable	REF + 2			V	


<sup>(1)</sup> Disable and enable times are defined as the time from when the shutdown signal is applied to the SHDN pin to when the supply current has reached half of its final value.

# 7.11 Typical Characteristics: Table Of Graphs

		TITLE	FIGURE
	Small-signal closed-loop gain	vs Frequency	Figure 1 to Figure 10
	Small- and large-signal output	vs Frequency	Figure 11, Figure 12
	Harmonic distortion	vs Frequency	Figure 13 to Figure 15
	Harmonic distortion	vs Peak-to-peak output voltage	Figure 16, Figure 17
$V_n$ , $I_n$	Voltage noise and current noise	vs Frequency	Figure 18
CMRR	Common-mode rejection ratio	vs Frequency	Figure 19
	Crosstalk	vs Frequency	Figure 20
Z <sub>o</sub>	Output impedance	vs Frequency	Figure 21
SR	Slew rate	vs Output voltage step	Figure 22
V	Input offeet veltere	vs Free-air temperature	Figure 24
V <sub>IO</sub>	Input offset voltage	vs Common-mode input voltage	Figure 24
I <sub>B</sub>	Input bias current	vs Free-air temperature	Figure 25
Vo	Output voltage	vs Load current	Figure 26
	Outroport summent	vs Free-air temperature	Figure 27
	Quiescent current	vs Supply voltage	Figure 28
$I_{CC}$	Shutdown supply current	vs Free-air temperature	Figure 29
	Differential gain and phase error	vs 75-Ω serially terminated loads	Figure 30, Figure 31
	Shutdown response	· · · · · · · · · · · · · · · · · · ·	Figure 32
	Small-signal pulse response		Figure 33, Figure 34
	Large-signal pulse response		Figure 35, Figure 36

# TEXAS INSTRUMENTS

# 7.12 Typical Characteristics



Submit Documentation Feedback

Figure 5. Small-Signal Closed-Loop Gain vs Frequency

Copyright © 2001–2015, Texas Instruments Incorporated

Figure 6. Small-Signal Closed-Loop Gain vs Frequency






Figure 7. Small-Signal Closed-Loop Gain vs Frequency




Figure 8. Small-Signal Closed-Loop Gain vs Frequency




Figure 9. Small-Signal Closed-Loop Gain vs Frequency




Figure 10. Small-Signal Closed-Loop Gain vs Frequency




Figure 11. Small- and Large-Signal Output vs Frequency





Figure 12. Small- and Large-Signal Output vs Frequency

# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**



Product Folder Links: THS3122 THS3125

V<sub>PP</sub> - Peak-to-Peak Output Voltage - V

Figure 17. Harmonic Distortion vs Peak-to-Peak Output

Voltage

f - Frequency - kHz

Figure 18. Voltage Noise and Current Noise vs Frequency






Figure 19. Common-Mode Rejection Ratio vs Frequency




Figure 20. Crosstalk vs Frequency




Figure 21. Output Impedance vs Frequency




Figure 22. Slew Rate vs Output Voltage Step




Figure 23. Input Offset Voltage vs Free-Air Temperature





Figure 24. Input Offset Voltage vs Common-Mode Input Voltage





Submit Documentation Feedback

Figure 29. Shutdown Supply Current vs Free-Air

**Temperature** 

Copyright © 2001–2015, Texas Instruments Incorporated

Figure 30. Differential Phase and Gain Error vs 75- $\Omega$ 

**Serially-Terminated Loads** 






Figure 31. Differential Phase and Gain Error vs 75- $\Omega$  Serially-Terminated Loads




Figure 32. THS3125 Shutdown Response




Figure 33. THS3125 Shutdown Response




Figure 34. Small-Signal Pulse Response




Figure 35. Large-Signal Pulse Response




Figure 36. Large-Signal Pulse Response



# 8 Detailed Description

#### 8.1 Overview

The THS3122 and THS3125 family of dual-channels, bipolar-input, high-speed current feedback amplifiers offers a low-noise of 2.2 nV/√Hz with a high output current drive of 450 mA. This performance is ideal for any application that requires low distortion over a wide range of frequencies with heavy loads.

#### 8.2 Feature Description

### 8.2.1 Maximum Slew Rate For Repetitive Signals

The THS3125 and THS3122 are recommended for high slew rate pulsed applications where the internal nodes of the amplifier have time to stabilize between pulses. It is recommended to have at least 20-ns delay between pulses.

The THS3125 and THS3122 are not recommended for applications with repetitive signals (sine, square, sawtooth, or other) that exceed 900 V/µs. Using the part in these applications results in excessive current draw from the power supply and possible device damage.

For applications with high slew rate, repetitive signals, the THS3091 and THS3095 (single versions), or THS3092 and THS3096 (dual versions) are recommended.

#### 8.2.2 Saving Power with Shutdown Functionality and Setting Threshold Levels with the Reference Pin

The THS3125 features a shutdown pin (SHUTDOWN) that lowers the quiescent current from 8.4 mA/amp down to 370 µA/amp, ideal for reducing system power.

The shutdown pin of the amplifier defaults to the REF pin voltage in the absence of an applied voltage, putting the amplifier in the normal on mode of operation. To turn off the amplifier in an effort to conserve power, the shutdown pin can be driven towards the positive rail. The threshold voltages for power-on and power-down (or shutdown) are relative to the supply rails and are given in the *Electrical Characteristics: Shutdown Characteristics (THS3125 Only)* table. Below the *Enable* threshold voltage, the device is on. Above the *Disable* threshold voltage, the device is off. Behavior between these threshold voltages is not specified.

Note that this shutdown functionality is self-defining: the amplifier consumes less power in shutdown mode. The shutdown mode is not intended to provide a high-impedance output. In other words, the shutdown functionality is not intended to allow use as a 3-state bus driver. When in shutdown mode, the impedance looking back into the output of the amplifier is dominated by the feedback and gain setting resistors, but the output impedance of the device itself varies depending on the voltage applied to the outputs.

As with most current feedback amplifiers, the internal architecture places some limitations on the system when in shutdown mode. Most notably is the fact that the amplifier actually turns *on* if there is a  $\pm 0.7$  V or greater difference between the two input nodes (IN+ and IN-) of the amplifier. If this difference exceeds  $\pm 0.7$  V, the output of the amplifier creates an output voltage equal to approximately [(IN+ - IN-) - 0.7V] × Gain. Also, if a voltage is applied to the output while in shutdown mode, the IN- node voltage is equal to  $V_{O(applied)} \times R_G/(R_F + R_G)$ . For low gain configurations and a large applied voltage at the output, the amplifier may actually turn on because of the behavior described here.

The time delays associated with turning the device on and off are specified as the time it takes for the amplifier to reach either 10% or 90% of the final output voltage. The time delays are in the order of microseconds because the amplifier moves in and out of the linear mode of operation in these transitions.



# **Feature Description (continued)**

#### 8.2.3 Power-Down Reference Pin Operation

In addition to the shutdown pin, the THS3125 features a reference pin (REF) which allows the user to control the enable or disable power-down voltage levels applied to the SHUTDOWN pin. In most split-supply applications, the reference pin is connected to ground. In either case, the user must be aware of voltage-level thresholds that apply to the shutdown pin. Table 1 shows examples and illustrate the relationship between the reference voltage and the power-down thresholds. In the table, the threshold levels are derived by the following equations:

SHUTDOWN ≤ REF + 0.8 V for enable SHUTDOWN ≥ REF + 2V for disable

Where the usable range at the REF pin is:

$$V_{CC-} \le V_{REF} \le (V_{CC+} - 4V)$$

The recommended mode of operation is to tie the REF pin to midrail, therefore setting the enable/disable thresholds to  $V_{(midrail)} + 0.8 \text{ V}$  and  $V_{(midrail)} = 2 \text{ V}$ , respectively.

**SUPPLY VOLTAGE (V) REFERENCE PIN VOLTAGE (V) ENABLE LEVEL (V) DISABLE LEVEL (V)** 8.0 ±15, ±5 0 2.0 2.0 2.8 4.0 ±15 ±15 -2.0 -1.20 1.8 3.0 ±5 1.0 -1.0-0.2 1.0 ±5 +30 15.0 15.8 17 +10 5.0 5.8 7.0

Table 1. Shutdown Threshold Voltage Levels

Note that if the REF pin is left unterminated, it floats to the positive rail and falls outside of the recommended operating range given above  $V_{CC-} \le V_{REF} \le (V_{CC+} - 4V)$ . As a result, it no longer serves as a reliable reference for the SHUTDOWN pin, and the enable/disable thresholds given above no longer apply. If the SHUTDOWN pin is also left unterminated, it floats to the positive rail and the device is disabled. If balanced, split supplies are used  $(\pm V_S)$  and the REF and SHUTDOWN pins are grounded, the device is enabled.



#### 8.3 Device Functional Modes

#### 8.3.1 Wideband, Noninverting Operation

The THS3125 and THS3122 are unity gain stable 130-MHz current-feedback operational amplifiers, designed to operate from a ±5-V to ±15-V power supply.

Figure 37 shows the THS3125 in a noninverting gain of 2-V/V configuration used to generate the typical characteristic curves. Most of the curves were characterized using signal sources with  $50-\Omega$  source impedance and with measurement equipment that presents a  $50-\Omega$  load impedance.




Figure 37. Wideband, Noninverting Gain Configuration

Current-feedback amplifiers are highly dependent on the feedback resistor  $R_{\text{F}}$  for maximum performance and stability. Table 2 shows the optimal gain setting resistors  $R_{\text{F}}$  and  $R_{\text{G}}$  at different gains to give maximum bandwidth with minimal peaking in the frequency response. Higher bandwidths can be achieved, at the expense of added peaking in the frequency response, by using even lower values for  $R_{\text{F}}$ . Conversely, increasing  $R_{\text{F}}$  decreases the bandwidth, but stability is improved.

Table 2. Recommended Resistor Values For Optimum Frequency Response

THS3125 and THS3122 R <sub>F</sub> and R <sub>G</sub> V	THS3125 and THS3122 $R_F$ and $R_G$ VALUES FOR MINIMAL PEAKING WITH $R_L$ = 50 $\Omega$ , ±5-V to ±15-V POWER SUPPLY											
GAIN (V/V)	R <sub>G</sub> (Ω)	R <sub>F</sub> (Ω)										
1	_	560										
2	470	470										
4	66.5	200										

#### 8.3.2 Wideband, Inverting Operation

Figure 38 shows the THS3125 in a typical inverting gain configuration where the input and output impedances from Figure 37 are retained in an inverting circuit configuration.




Figure 38. Wideband, Inverting Gain Configuration



## 8.3.3 Single-Supply Operation

The THS3125 and THS3122 have the capability to operate from a single supply voltage ranging from 10 V to 30 V. When operating from a single power supply, biasing the input and output at mid-supply allows for the maximum output voltage swing. The circuits in Figure 39 show inverting and noninverting amplifiers configured for single-supply operation.




Figure 39. DC-Coupled, Single-Supply Operation

Submit Documentation Feedback

# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

#### 9.1.1 Video Distribution

The wide bandwidth, high slew rate, and high output drive current of the THS3125 and THS3122 match the demands for video distribution to deliver video signals down multiple cables. To ensure high signal quality with minimal degradation of performance, a 0.1-dB gain flatness should be at least 7x the passband frequency to minimize group delay variations from the amplifier. A high slew rate minimizes distortion of the video signal, and supports component video and RGB video signals that require fast transition times and fast settling times for high signal quality. Figure 40 illustrates a typical video distribution amplifier application configuration.




Figure 40. Video Distribution Amplifier Application

#### 9.1.2 Driving Capacitive Loads

Applications such as FET drivers and line drivers can be highly capacitive and cause stability problems for high-speed amplifiers.

Figure 41 through Figure 47 show recommended methods for driving capacitive loads. The basic idea is to use a resistor or ferrite chip to isolate the phase shift at high frequency caused by the capacitive load from the amplifier feedback path. See Figure 41 for recommended resistor values versus capacitive load.




Figure 41. Recommended R<sub>ISO</sub> vs Capacitive Load

Submit Documentation Feedback

Copyright © 2001–2015, Texas Instruments Incorporated



### **Application Information (continued)**

Placing a small series resistor, R<sub>ISO</sub>, between the amplifier output and the capacitive load, as shown in Figure 42, is an easy way of isolating the load capacitance.




Figure 42. Resistor To Isolate Capacitive Load

Using a ferrite chip in place of  $R_{ISO}$ , as Figure 43 shows, is another approach of isolating the output of the amplifier. The ferrite impedance characteristic versus frequency is useful to maintain the low frequency load independence of the amplifier while isolating the phase shift caused by the capacitance at high frequency. Use a ferrite with similar impedance to  $R_{ISO}$ , 20  $\Omega$  to 50  $\Omega$ , at 100 MHz and low impedance at dc.




Figure 43. Ferrite Bead To Isolate Capacitive Load

Figure 44 shows another method used to maintain the low-frequency load independence of the amplifier while isolating the phase shift caused by the capacitance at high frequency. At low frequency, feedback is mainly from the load side of  $R_{\rm ISO}$ . At high frequency, the feedback is mainly via the 27-pF capacitor. The resistor  $R_{\rm IN}$  in series with the negative input is used to stabilize the amplifier and should be equal to the recommended value of  $R_{\rm F}$  at unity gain. Replacing  $R_{\rm IN}$  with a ferrite of similar impedance at about 100 MHz as shown in Figure 45 gives similar results with reduced dc offset and low frequency noise.



# **Application Information (continued)**




Figure 44. Feedback Technique With Input Resistor For Capacitive Load




Figure 45. Feedback Technique With Input Ferrite Bead For Capacitive Load

Submit Documentation Feedback



# **Application Information (continued)**

Figure 46 shows a configuration that uses two amplifiers in parallel to double the output drive current to larger capacitive loads. This technique is used when more output current is needed to charge and discharge the load faster as when driving large FET transistors.




Figure 46. Parallel Amplifiers For Higher Output Drive

Figure 47 shows a push-pull FET driver circuit typical of ultrasound applications with isolation resistors to isolate the gate capacitance from the amplifier.




Figure 47. Powerfet Drive Circuit



# 10 Layout

#### 10.1 Layout Guidelines

#### 10.1.1 Printed-Circuit Board Layout Techniques For Optimal Performance

Achieving optimum performance with high-frequency amplifiers such as the THS3125 and THS3122 requires careful attention to board layout parasitic and external component types. Recommendations that optimize performance include:

- Minimize parasitic capacitance to any ac ground for all of the signal I/O pins. Parasitic capacitance on the
  output and input pins can cause instability. To reduce unwanted capacitance, a window around the signal I/O
  pins should be opened in all of the ground and power planes around those pins. Otherwise, ground and
  power planes should be unbroken elsewhere on the board.
- Minimize the distance [0.25 inch, (6,4 mm)] from the power-supply pins to high-frequency 0.1-µF and 100-pF decoupling capacitors. At the device pins, the ground and power plane layout should not be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. The power-supply connections should always be decoupled with these capacitors. Larger (6.8 µF or more) tantalum decoupling capacitors, effective at lower frequencies, should also be used on the main supply pins. These capacitors may be placed somewhat farther from the device and may be shared among several devices in the same area of the printed circuit board (PCB).
- Careful selection and placement of external components preserve the high-frequency performance of the THS3125 and THS3122. Resistors should be a very low reactance type. Surface-mount resistors work best and allow a tighter overall layout. Again, keep the leads and PCB trace length as short as possible. Never use wirebound type resistors in a high-frequency application. Because the output pin and inverting input pins are the most sensitive to parasitic capacitance, always position the feedback and series output resistors, if any, as close as possible to the inverting input pins and output pins. Other network components, such as input termination resistors, should be placed close to the gain-setting resistors. Even with a low parasitic capacitance that shunts the external resistors, excessively high resistor values can create significant time constants that can degrade performance. Good axial metal-film or surface-mount resistors have approximately 0.2 pF in shunt with the resistor. For resistor values greater than 2.0 kΩ, this parasitic capacitance can add a pole and/or a zero that can affect circuit operation. Keep resistor values as low as possible, consistent with load driving considerations.
- Connections to other wideband devices on the board may be made with short direct traces or through onboard transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Relatively wide traces [0.05 inch (1,3 mm) to 0.1 inch (2,54 mm)] should be used, preferably with ground and power planes opened up around them. Estimate the total capacitive load and determine if isolation resistors on the outputs are necessary. Low parasitic capacitive loads (less than 4 pF) may not need an R<sub>S</sub> because the THS3125 and THS3122 are nominally compensated to operate with a 2-pF parasitic load. Higher parasitic capacitive loads without an R<sub>S</sub> are allowed as the signal gain increases (thus increasing the unloaded phase margin). If a long trace is required, and the 6-dB signal loss intrinsic to a doubly-terminated transmission line is acceptable, implement a matched-impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques). A 50-Ω environment is not necessary onboard, and in fact, a higher impedance environment improves distortion as shown in the distortion versus load plots. With a characteristic board trace impedance based on board material and trace dimensions, a matching series resistor into the trace from the output of the THS3125/THS3122 is used as well as a terminating shunt resistor at the input of the destination device. Remember also that the terminating impedance is the parallel combination of the shunt resistor and the input impedance of the destination device: this total effective impedance should be set to match the trace impedance. If the 6-dB attenuation of a doubly-terminated transmission line is unacceptable, a long trace can be series-terminated at the source end only. Treat the trace as a capacitive load in this case. This configuration does not preserve signal integrity as well as a doubly-terminated line. If the input impedance of the destination device is low, there is some signal attenuation as a result of the voltage divider formed by the series output into the terminating impedance.
- Socketing a high-speed device such as the THS3125 and THS3122 is not recommended. The additional lead length and pin-to-pin capacitance introduced by the socket can create an extremely troublesome parasitic network which can make it almost impossible to achieve a smooth, stable frequency response. Best results are obtained by soldering the THS3125/THS3122 amplifiers directly onto the board.



#### **Layout Guidelines (continued)**

#### 10.1.2 PowerPAD Design Considerations

The THS3125 and THS3122 are available in a thermally-enhanced PowerPAD family of packages. These packages are constructed using a downset leadframe upon which the die is mounted [see Figure 48(a) and Figure 48(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 48(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad. Note that devices such as the THS312x have no electrical connection between the PowerPAD and the die.




Figure 48. Views Of Thermally-Enhanced Package


The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface mount with the, heretofore, awkward mechanical methods of heatsinking.



### **Layout Guidelines (continued)**

#### 10.1.3 PowerPAD Layout Considerations



Dimensions are in inches (millimeters).

Figure 49. DGN PowerPAD PCB Etch and Via Pattern

Although there are many ways to properly heatsink the PowerPAD package, the following steps illustrate the recommended approach.

- 1. PCB with a top side etch pattern as shown in Figure 49.
- 2. Place five holes in the area of the thermal pad. These holes should be 0.01 inch (0,254 mm) in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. These vias help dissipate the heat generated by the THS3125/THS3122 IC. These additional vias may be larger than the 0.01-inch (0,254-mm) diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered so that wicking is not a problem.
- 4. Connect all holes to the internal ground plane. Note that the PowerPAD is electrically isolated from the silicon and all leads. Connecting the PowerPAD to any potential voltage, such as  $V_{S-}$ , is acceptable as there is no electrical connection to the silicon.
- 5. When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This resistance makes the soldering of vias that have plane connections easier. In this application; however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the THS3125/THS3122 PowerPAD package should make the connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This configuration prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 8. With these preparatory steps in place, the IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This procedure results in a part that is properly installed.

Submit Documentation Feedback



### **Layout Guidelines (continued)**

#### 10.1.4 Power Dissipation And Thermal Considerations

The THS3125 and THS3122 incorporate automatic thermal shutoff protection. This protection circuitry shuts down the amplifier if the junction temperature exceeds approximately +160°C. When the junction temperature reduces to approximately +140°C, the amplifier turns on again. However, for maximum performance and reliability, the designer must take care to ensure that the design does not exceed a junction temperature of +125°C. Between +125°C and +150°C, damage does not occur, but the performance of the amplifier begins to degrade and long-term reliability suffers. The thermal characteristics of the device are dictated by the package and the PCB. Maximum power dissipation for a given package can be calculated using the following formula.

$$P_{\text{DMax}} = \frac{T_{\text{max}} - T_{\text{A}}}{\theta_{\text{JA}}}$$

#### where:


- P<sub>DMax</sub> is the maximum power dissipation in the amplifier (W)
- T<sub>max</sub> is the absolute maximum junction temperature (°C)
- T<sub>A</sub> is the ambient temperature (°C)

$$\theta_{JA} = \theta_{JC} + \theta_{CA}$$

#### where:

- $\theta_{IC}$  is the thermal coefficient from the silicon junctions to the case (°C/W)
- $\theta_{CA}$  is the thermal coefficient from the case to ambient air (°C/W)

For systems where heat dissipation is more critical, the THS3125 and THS3122 are also available in an 8-pin MSOP with PowerPAD package that offers even better thermal performance. The thermal coefficient for the PowerPAD packages are substantially improved over the traditional SOIC. Maximum power dissipation levels are depicted in Figure 50 for the available packages. The data for the PowerPAD packages assume a board layout that follows the PowerPAD layout guidelines discussed above and detailed in the PowerPAD application note (literature number SLMA002). Figure 50 also illustrates the effect of not soldering the PowerPAD to a PCB. The thermal impedance increases substantially, which may cause serious heat and performance issues. Always solder the PowerPAD to the PCB for optimum performance.



Results shown are with no air flow and PCB size of 3 in x 3 in (76,2 mm x 76,2 mm).

- $\theta_{JA} = 58.4$ °C/W for 8-pin MSOP with PowerPAD (DGN package)
- $\theta_{JA} = 95$ °C/W for 8-pin SOIC High-K test PCB (D package)

Copyright © 2001-2015, Texas Instruments Incorporated

 $\theta_{JA}$  = 158°C/W for 8-pin MSOP with PowerPAD without solder

Figure 50. Maximum Power Dissipation vs Ambient Temperature

When determining whether or not the device satisfies the maximum power dissipation requirement, it is important to not only consider quiescent power dissipation, but also dynamic power dissipation. Often times, this type of dissipation is difficult to quantify because the signal pattern is inconsistent, but an estimate of the RMS power dissipation can provide visibility into a possible problem.



# 11 Device and Documentation Support

#### 11.1 Related Links

Table 3 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
THS3122	Click here	Click here	Click here	Click here	Click here
THS3125	Click here	Click here	Click here	Click here	Click here

#### 11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.3 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### 11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 6-Apr-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
THS3122CD	ACTIVE	SOIC	D	8	75	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	0 to 70	3122C	Samples
THS3122CDDA	ACTIVE	SO PowerPAD	DDA	8	75	RoHS & Green	SN	Level-1-260C-UNLIM	0 to 70	3122C	Samples
THS3122ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	31221	Samples
THS3122IDDA	ACTIVE	SO PowerPAD	DDA	8	75	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	31221	Samples
THS3125CPWP	ACTIVE	HTSSOP	PWP	14	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	HS3125C	Samples
THS3125ID	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	THS3125I	Samples
THS3125IPWP	ACTIVE	HTSSOP	PWP	14	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HS3125I	Samples
THS3125IPWPR	ACTIVE	HTSSOP	PWP	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HS3125I	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 6-Apr-2024

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS3125IPWPR	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023



### \*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
THS3125IPWPR	HTSSOP	PWP	14	2000	350.0	350.0	43.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
THS3122CD	D	SOIC	8	75	505.46	6.76	3810	4
THS3122CDDA	DDA	HSOIC	8	75	505.46	6.76	3810	4
THS3122ID	D	SOIC	8	75	505.46	6.76	3810	4
THS3122IDDA	DDA	HSOIC	8	75	505.46	6.76	3810	4
THS3125CPWP	PWP	HTSSOP	14	90	530	10.2	3600	3.5
THS3125ID	D	SOIC	14	50	505.46	6.76	3810	4
THS3125IPWP	PWP	HTSSOP	14	90	530	10.2	3600	3.5





#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4202561/G



4.4 x 5.0, 0.65 mm pitch


PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.







# NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated