

THS2630 高速、低ノイズ、完全差動 I/O アンプ

1 特長

- 高性能
 - 帯域幅: 187MHz ($V_{CC} = \pm 15V$, $G = 1V/V$)
 - スルーレート: 75V/ μ s
 - ゲイン帯域幅積: 245MHz
 - 歪み: 2V_{PP}、250kHz において -108dBc THD
- 電圧ノイズ
 - 1/f 電圧ノイズ・コーナー: 85Hz
 - 入力換算ノイズ: 1.1nV/ \sqrt Hz
- 単一電源動作電圧範囲: 5V~35V
- 静止電流 (シャットダウン): 770 μ A (THS2630S)

2 アプリケーション

- シングルエンドから差動への変換
- 差動 ADC ドライバ
- 差動アンチエイリアシング
- 差動トランスミッタ/レシーバ
- 出力レベル・シフト
- 医療用超音波診断

3 概要

THS2630 は、テキサス・インスツルメンツの最新の高電圧相補型バイポーラ・プロセスで製造された、完全差動入力 / 差動出力デバイス・ファミリの製品です。


THS2630 は、入力から出力への真の完全差動信号路を使用し、最大 $\pm 17.5V$ の広い電源電圧範囲を備えています。この設計により、優れた同相モード・ノイズ除去性能 (800kHz で 95dB) と、全高調波歪み性能 (2V_{PP}、250kHz で -108dBc) を実現しています。電源電圧範囲が広いこと、差動信号の各極性のために個別のアンプを追加しなくても、高電圧差動信号チェーンのヘッドルームとダイナミック・レンジを改善できます。

THS2630 は $-40^{\circ}C \sim +85^{\circ}C$ の広い温度範囲で動作が規定されています。


パッケージ情報

部品番号	パッケージ (1)	パッケージ・サイズ (2)
THS2630	D (SOIC, 8)	4.9mm × 6mm
	DGK (VSSOP, 8)	3mm × 4.9mm
	DGN (HVSSOP, 8)	3mm × 4.9mm

- 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。
- パッケージ・サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。



時間ゲイン制御 DAC リファレンス
超音波用



全高調波歪と周波数との関係



Table of Contents


1 特長	1	7.4 Device Functional Modes.....	14
2 アプリケーション	1	8 Application and Implementation	15
3 概要	1	8.1 Application Information.....	15
4 Revision History	2	8.2 Typical Application.....	17
5 Pin Configuration and Functions	3	8.3 Power Supply Recommendations.....	19
6 Specifications	4	8.4 Layout.....	20
6.1 Absolute Maximum Ratings.....	4	9 Device and Documentation Support	22
6.2 ESD Ratings.....	4	9.1 Documentation Support.....	22
6.3 Recommended Operating Conditions.....	4	9.2 ドキュメントの更新通知を受け取る方法.....	22
6.4 Thermal Information.....	4	9.3 サポート・リソース.....	22
6.5 Electrical Characteristics.....	5	9.4 Trademarks.....	22
6.6 Typical Characteristics.....	8	9.5 静電気放電に関する注意事項.....	22
7 Detailed Description	13	9.6 用語集.....	22
7.1 Overview.....	13	10 Mechanical, Packaging, and Orderable Information	22
7.2 Functional Block Diagram.....	13		
7.3 Feature Description.....	13		

4 Revision History


資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision * (January 2023) to Revision A (July 2023)	Page
• データシートステータスを事前情報 (プレビュー) から量産データ (アクティブ) に変更.....	1

5 Pin Configuration and Functions



**图 5-1. D Package, 8-Pin SOIC
 DGK Package, 8-Pin VSSOP
 or DGN Package, 8-Pin HVSSOP
 THS2630S (Top View)**



**图 5-2. D Package, 8-Pin SOIC
 DGK Package, 8-Pin VSSOP
 or DGN Package, 8-Pin HVSSOP
 THS2630 (Top View)**

表 5-1. Pin Functions

NAME	PIN		TYPE ⁽¹⁾	DESCRIPTION
	NO.			
	THS2630S	THS2630		
IN-	1	1	I	Negative input pin
IN+	8	8	I	Positive input pin
NC	—	7	—	This pin is not internally connected; leave floating or connect to any other pin on the device.
OUT-	5	5	O	Negative output pin
OUT+	4	4	O	Positive output pin
PD	7	—	I	Active low power-down pin
VCC+	3	3	I/O	Positive supply voltage pin
VCC-	6	6	I/O	Negative supply voltage pin
VOXM	2	2	I	Common mode input pin
Thermal Pad	Thermal Pad	Thermal Pad	—	Thermal pad. DGN (HVSSOP) package only. For the best thermal performance, connect this pad to a large copper plane. The thermal pad can be connected to any pin on the device, or any other potential on the board, as long as the voltage on the thermal pad remains between VCC+ and VCC-.

(1) I = input, O = output

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_I	Input voltage	$-V_{CC}$	$+V_{CC}$	V
V_{CC-} to V_{CC+}	Supply voltage		37	V
	Supply turn on and turn off dV/dT ⁽²⁾		1.7	V/ μ s
I_O	Output current ⁽³⁾		150	mA
V_{ID}	Differential input voltage	-1.5	1.5	V
I_{IN}	Continuous input current		10	mA
T_J	Junction temperature		150	$^{\circ}$ C
	Junction temperature, continuous operation, long-term reliability		125	$^{\circ}$ C
T_A	Ambient temperature	0	85	$^{\circ}$ C
T_{stg}	Storage temperature	-65	150	$^{\circ}$ C

- Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.
- Stay below this specification to make sure that the edge-triggered ESD absorption devices across the supply pins remain off.
- The THS2630 HVSSOP PowerPAD integrated circuit package incorporates a thermal pad on the underside of the chip. This thermal pad acts as a heat sink and must be connected to a thermally dissipative plane for proper power dissipation. Failure to do so can result in exceeding the maximum junction temperature which can permanently damage the device. See TI technical briefs [SLMA002](#) and [SLMA004](#) for more information about using the PowerPAD integrated circuit package.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 3500	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	± 1500	

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	Dual supply	± 2.5		± 17.5	V
		Single supply	5		35	
T_A	Operating free-air temperature		-40		85	$^{\circ}$ C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		THS2630			UNIT
		D (SOIC)	DGK (VSSOP)	DGN (HVSSOP)	
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	126.3	147.3	57.6	$^{\circ}$ C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	67.3	37.9	76.3	$^{\circ}$ C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	69.8	83.2	30.0	$^{\circ}$ C/W
ψ_{JT}	Junction-to-top characterization parameter	19.5	0.9	4.0	$^{\circ}$ C/W
ψ_{JB}	Junction-to-board characterization parameter	69.0	81.6	29.9	$^{\circ}$ C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	14.3	$^{\circ}$ C/W

- For information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

6.5 Electrical Characteristics

at $V_{CC} = \pm 5\text{ V}$, gain = 1 V/V, $R_F = 390\ \Omega$, $R_L = 800\ \Omega$, and $T_A = +25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
DYNAMIC PERFORMANCE							
SSBW	Small-signal bandwidth (–3 dB)	Gain = 1, $R_F = 390\ \Omega$, $V_I = 63\text{ mV}_{PP}$, single-ended input, differential output	$V_{CC} = 5\text{ V}$		181		MHz
			$V_{CC} = \pm 5\text{ V}$		183		
			$V_{CC} = \pm 15\text{ V}$		187		
		Gain = 2, $R_F = 750\ \Omega$, $V_I = 63\text{ mV}_{PP}$, single-ended input, differential output	$V_{CC} = 5\text{ V}$		108		
			$V_{CC} = \pm 5\text{ V}$		108		
			$V_{CC} = \pm 15\text{ V}$		111		
	VOCM small-signal bandwidth	$V_I = 63\text{ mV}_{PP}$			100		MHz
GBW	Gain-bandwidth product	$V_O = 200\text{ mV}_{PP}$, gain = 20, $R_F = 750\ \Omega$			245		MHz
SR	Slew rate ⁽²⁾				75		V/ μs
t_s	Settling time	To 0.1%	Step voltage = 2 V, gain = 1		31		ns
		To 0.01%	Step voltage = 2 V, gain = 1		52		
DISTORTION PERFORMANCE							
THD	Total harmonic distortion	$V_{CC} = 5\text{ V}$, $V_O = 2\text{ V}_{PP}$, differential input/output	f = 250 kHz		–106		dBc
			f = 1 MHz		–93		
		$V_{CC} = \pm 5\text{ V}$, $V_O = 2\text{ V}_{PP}$, differential input/output	f = 250 kHz		–106		
			f = 1 MHz		–93		
		$V_{CC} = \pm 15\text{ V}$, $V_O = 2\text{ V}_{PP}$, differential input/output	f = 250 kHz		–108		
			f = 1 MHz		–94		
		$V_{CC} = \pm 5\text{ V}$, $V_O = 4\text{ V}_{PP}$, differential input/output	f = 250 kHz		–99		
			f = 1 MHz		–84		
$V_{CC} = \pm 15\text{ V}$, $V_O = 4\text{ V}_{PP}$, differential input/output	f = 250 kHz		–100				
	f = 1 MHz		–86				
HD2	Second harmonic distortion	$V_{CC} = 5\text{ V}$, $V_O = 2\text{ V}_{PP}$, $R_f = 390\ \Omega$, $R_L = 800\ \Omega$, gain = 1, differential input/ output	f = 250 kHz		–116		dBc
			f = 1 MHz		–106		
		$V_{CC} = \pm 5\text{ V}$, $V_O = 2\text{ V}_{PP}$, $R_f = 390\ \Omega$, $R_L = 800\ \Omega$, gain = 1, differential input/ output	f = 250 kHz		–116		
			f = 1 MHz		–106		
		$V_{CC} = \pm 15\text{ V}$, $V_O = 2\text{ V}_{PP}$, $R_f = 390\ \Omega$, $R_L = 800\ \Omega$, gain = 1, differential input/ output	f = 250 kHz		–117		
			f = 1 MHz		–107		
		$V_{CC} = \pm 5\text{ V}$, $V_O = 4\text{ V}_{PP}$, $R_f = 390\ \Omega$, $R_L = 800\ \Omega$, gain = 1, differential input/ output	f = 250 kHz		–115		
			f = 1 MHz		–101		
		$V_{CC} = \pm 15\text{ V}$, $V_O = 4\text{ V}_{PP}$, $R_f = 390\ \Omega$, $R_L = 800\ \Omega$, gain = 1, differential input/ output	f = 250 kHz		–116		
			f = 1 MHz		–102		

6.5 Electrical Characteristics (continued)

at $V_{CC} = \pm 5\text{ V}$, gain = 1 V/V, $R_f = 390\ \Omega$, $R_L = 800\ \Omega$, and $T_A = +25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
HD3	Third harmonic distortion	$V_{CC} = 5\text{ V}$, $V_O = 2\text{ V}_{PP}$, $R_f = 390\ \Omega$, $R_L = 800\ \Omega$, gain = 1, differential input/ output	f = 250 kHz		-111	dBc
			f = 1 MHz		-100	
		$V_{CC} = \pm 5\text{ V}$, $V_O = 2\text{ V}_{PP}$, $R_f = 390\ \Omega$, $R_L = 800\ \Omega$, gain = 1, differential input/ output	f = 250 kHz		-114	
			f = 1 MHz		-99	
		$V_{CC} = \pm 15\text{ V}$, $V_O = 2\text{ V}_{PP}$, $R_f = 390\ \Omega$, $R_L = 800\ \Omega$, gain = 1, differential input/ output	f = 250 kHz		-117	
			f = 1 MHz		-102	
		$V_{CC} = \pm 5\text{ V}$, $V_O = 4\text{ V}_{PP}$, $R_f = 390\ \Omega$, $R_L = 800\ \Omega$, gain = 1, differential input/ output	f = 250 kHz		-107	
			f = 1 MHz		-91	
$V_{CC} = \pm 15\text{ V}$, $V_O = 4\text{ V}_{PP}$, $R_f = 390\ \Omega$, $R_L = 800\ \Omega$, gain = 1, differential input/ output	f = 250 kHz		-110			
	f = 1 MHz		-93			
SFDR	Spurious-free dynamic range	$V_O = 2\text{ V}_{PP}$, f = 250 kHz, differential input/output	$V_{CC} = \pm 2.5$		109	dBc
			$V_{CC} = \pm 5$		112	
			$V_{CC} = \pm 15$		116	
		$V_O = 4\text{ V}_{PP}$, f = 250 kHz, differential input/output	$V_{CC} = \pm 5$		104	
			$V_{CC} = \pm 15$		106	
IMD3	Third intermodulation distortion	$V_{I(PP)} = 4\text{ V}$, $F_1 = 3\text{ MHz}$, $F_2 = 3.5\text{ MHz}$		-53		dBc
OIP3	Third-order intercept	$V_{I(PP)} = 4\text{ V}$, $F_1 = 3\text{ MHz}$, $F_2 = 3.5\text{ MHz}$		41.5		dB
NOISE PERFORMANCE						
V_n	Input voltage noise	f = 10 kHz		1.1		nV/ $\sqrt{\text{Hz}}$
I_n	Input current noise	f = 10 kHz		1.3		pA/ $\sqrt{\text{Hz}}$
DC PERFORMANCE						
A_{OL}	Open-loop gain	$T_A = 25^\circ\text{C}$	91	95		dB
		$T_A = \text{full range}$	85			
V_{OS}	Input offset voltage	$T_A = 25^\circ\text{C}$	-1.3	± 0.1	1.3	mV
		$T_A = \text{full range}$			1.5	
	Input offset voltage drift	$T_A = \text{full range}$		0.8	3.2	$\mu\text{V}/^\circ\text{C}$
I_{IB}	Input bias current	$T_A = 25^\circ\text{C}$		4.8	9.8	μA
		$T_A = \text{full range}$		4.8	15.1	
I_{OS}	Input offset current	$T_A = 25^\circ\text{C}$	-250	22	350	nA
		$T_A = \text{full range}$			400	
	Input offset current drift			0.13		nA/ $^\circ\text{C}$
INPUT CHARACTERISTICS						
CMRR	Common-mode rejection ratio	$T_A = 25^\circ\text{C}$	81	95		dB
V_{ICM}	Common-mode input voltage		-3.77 to 4.3	-4 to 4.5		V
R_i	Input resistance	Common-mode, measured into each input pin		320		M Ω
		Differential, measured into each input pin		12		k Ω
$C_{L_{CM}}$	Common-mode input capacitance	Measured into each input pin, closed loop		1.3		pF

6.5 Electrical Characteristics (continued)

at $V_{CC} = \pm 5\text{ V}$, gain = 1 V/V, $R_F = 390\ \Omega$, $R_L = 800\ \Omega$, and $T_A = +25^\circ\text{C}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
C_{L_DIFF}	Differential input capacitance	Measured into each input pin, closed loop			2.3		pF
OUTPUT CHARACTERISTICS							
R_O	Output resistance	Open loop			26		Ω
	Output voltage swing	$V_{CC} = \pm 15\text{ V}$, $R_L = 1\text{ k}\Omega$	$T_A = 25^\circ\text{C}$	± 13.1	± 13.4		V
			$T_A = \text{full range}$	± 12.9			V
I_O	Output current	$V_{CC} = 5\text{ V}$, $R_L = 7\ \Omega$	$T_A = 25^\circ\text{C}$	25	45		mA
			$T_A = \text{full range}$	20			
		$V_{CC} = \pm 5\text{ V}$, $R_L = 7\ \Omega$	$T_A = 25^\circ\text{C}$	30	55		
			$T_A = \text{full range}$	28			
		$V_{CC} = \pm 15\text{ V}$, $R_L = 7\ \Omega$	$T_A = 25^\circ\text{C}$	65	85		
			$T_A = \text{full range}$	60			
POWER SUPPLY							
I_Q	Quiescent current	$V_{CC} = \pm 5\text{ V}$	$T_A = 25^\circ\text{C}$	8.9	10.5		mA
			$T_A = \text{full range}$		12.4		
		$V_{CC} = \pm 15\text{ V}$		11	13.2		
	$V_{CC} = \pm 17.5\text{ V}$			11	13.2		
I_{SD}	Shutdown current (THS2630S only)	$\overline{PD} = -5\text{ V}$			0.77	0.92	mA
PSRR	Power-supply rejection ratio			76	98		dB
OUTPUT COMMON-MODE (VOCM) CONTROL							
	V_{OCM} offset voltage	V_{OCM} driven to midsupply		-2.7	0.2	2.7	mV
	Default V_{OCM} offset	Relative to midsupply, V_{OCM} pin floating		-10	0.65	10	mV
	V_{OCM} input range low	$V_{CC} = \pm 15\text{ V}$			-14		V
		$V_{CC} = \pm 5\text{ V}$			-4.1	-4	
	V_{OCM} input range high	$V_{CC} = \pm 15\text{ V}$			13.7		V
		$V_{CC} = \pm 5\text{ V}$		3.5	3.8		
	V_{OCM} input noise	Flat-band noise, V_{OCM} driven			13		nV/ $\sqrt{\text{Hz}}$
	V_{OCM} input resistance				15		k Ω

(1) Slew rate is measured from an output level range of 25% to 75%.

6.6 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $V_{CC} = \pm 5\text{ V}$, $R_F = 390\ \Omega$, $G = +1\text{ V/V}$, differential input/output, and $R_L = 800\ \Omega$ (unless otherwise noted)




Figure 6-1. Small-Signal Frequency Response




Figure 6-2. Small-Signal Frequency Response




Figure 6-3. Small-Signal Frequency Response




Figure 6-4. Small-Signal Frequency Response




Figure 6-5. Small-Signal Frequency Response




Figure 6-6. Large-Signal Frequency Response

6.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{CC} = \pm 5\text{ V}$, $R_F = 390\ \Omega$, $G = +1\text{ V/V}$, differential input/output, and $R_L = 800\ \Omega$ (unless otherwise noted)




图 6-7. Settling Time




图 6-8. Total Harmonic Distortion vs Frequency




图 6-9. Second-Harmonic Distortion vs Frequency




图 6-10. Second-Harmonic Distortion vs Frequency




图 6-11. Second-Harmonic Distortion vs Output Voltage






图 6-12. Second-Harmonic Distortion vs Output Voltage

6.6 Typical Characteristics (continued)


at $T_A = 25^\circ\text{C}$, $V_{CC} = \pm 5\text{ V}$, $R_F = 390\ \Omega$, $G = +1\text{ V/V}$, differential input/output, and $R_L = 800\ \Omega$ (unless otherwise noted)




6-13. Third-Harmonic Distortion vs Frequency




6-14. Third-Harmonic Distortion vs Frequency




6-15. Third-Harmonic Distortion vs Output Voltage



6-16. Third-Harmonic Distortion vs Output Voltage




6-17. Common-Mode Rejection Ratio vs Frequency




6-18. Power-Supply Rejection Ratio vs Frequency

6.6 Typical Characteristics (continued)


at $T_A = 25^\circ\text{C}$, $V_{CC} = \pm 5\text{ V}$, $R_F = 390\ \Omega$, $G = +1\text{ V/V}$, differential input/output, and $R_L = 800\ \Omega$ (unless otherwise noted)




6-19. Output Impedance vs Frequency



6-20. Voltage Noise vs Frequency




6-21. Current Noise vs Frequency




Differential input, single-ended output

6-22. Large-Signal Transient Response



$V_{I_Peak} = 2\text{ V}$, $C_L = 10\text{ pF}$, $V_{CC} = \pm 15\text{ V}$


6-23. Large-Signal Transient Response




6-24. Supply Current vs Free-Air Temperature

6.6 Typical Characteristics (continued)


at $T_A = 25^\circ\text{C}$, $V_{CC} = \pm 5\text{ V}$, $R_F = 390\ \Omega$, $G = +1\text{ V/V}$, differential input/output, and $R_L = 800\ \Omega$ (unless otherwise noted)




6-25. Supply Current vs Free-Air Temperature (Shutdown State)



6-26. Input Bias Current vs Free-Air Temperature



6-27. Input Offset Voltage vs Common-Mode Output Voltage
 $R_F = 1\text{ k}\Omega$




6-28. Output Voltage vs Differential Load Resistance
 $R_F = 1\text{ k}\Omega$, $G = 2\text{ V/V}$

7 Detailed Description

7.1 Overview

The THS2630 is a fully differential amplifier (FDA). Differential signal processing offers a number of performance advantages in high-speed analog signal processing systems, including immunity to external common-mode noise, suppression of even-order nonlinearities, and increased dynamic range. FDAs not only serve as the primary means of providing gain to a differential signal chain, but also provide a monolithic solution for converting single-ended signals into differential signals allowing for easy, high-performance processing. For more information on the basic theory of operation for FDAs, see the [Fully Differential Amplifiers application note](#).

7.2 Functional Block Diagram



7.3 Feature Description

Figure 7-1 and Figure 7-2 shows the differences between the operation of the THS2630 in two different modes. FDAs can work with either differential or single-ended inputs.




Figure 7-1. Amplifying Differential Input Signals




Figure 7-2. Amplifying Single-ended Input Signals

7.4 Device Functional Modes

7.4.1 Power-Down Mode

Power-down mode is used when power saving is required. The THS2630S power-down (\overline{PD}) pin is an active low input. If left unconnected, an internal 250-k Ω resistor to V_{CC+} keeps the device turned on. The threshold voltage for the power-down function is approximately 1.4 V greater than V_{CC-} . If the \overline{PD} pin is 1.4 V greater than V_{CC-} , the device is active. If the \overline{PD} pin is less than 1.4 V greater than V_{CC-} , the device is off. Pull the pin to V_{CC-} to turn the device off. [Figure 7-3](#) shows the simplified version of the power-down circuit. While in the power-down state, the amplifier goes into a high-impedance state. The amplifier output impedance is typically greater than 1 M Ω in the power-down state.




Figure 7-3. Simplified Power-Down Circuit

Similar to an op amp in an inverting configuration, the output impedance of an FDA is determined by the feedback network configuration. In addition, the THS2630S has an internal 10-k Ω resistor at each output that is tied to the V_{CM} error amplifier (see [Section 7.2](#)). The differential output impedance is equal to $[(2 \times R_F + 2 \times R_G) \parallel 20 \text{ k}\Omega]$. [Figure 7-4](#) shows the closed-loop output impedance of the THS2630S when in power-down.




Figure 7-4. Output Impedance (in Power-Down) vs Frequency

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Output Common-Mode Voltage

The output common-mode voltage pin sets the dc output voltage of the THS2630. A voltage applied to the VOVM pin from a low-impedance source can be used to directly set the output common-mode voltage. If left floating, then the VOVM pin defaults to the mid-rail voltage, defined as:

$$\frac{(V_{CC+}) + (V_{CC-})}{2} \quad (1)$$

To minimize common-mode noise, connect a 0.1-μF bypass capacitor to the VOVM pin. Output common-mode voltage causes additional current to flow in the feedback resistor network. This current is supplied by the output stage of the amplifier; therefore, additional power dissipation is created. For commonly-used feedback resistance values, this current is easily supplied by the amplifier. The additional internal power dissipation created by this current can be significant in some applications and can dictate the use of the HVSSOP package to effectively control self-heating.

8.1.1.1 Resistor Matching

Resistor matching is important in FDAs to maintain good output balance. An ideal differential output signal implies the two outputs of the FDA should be exactly equal in amplitude and shifted 180° in phase. Any imbalance in amplitude or phase between the two output signals results in an undesirable common-mode signal at the output. The output balance error is a measure of how well the outputs are balanced and is defined as the ratio of the output common-mode voltage to the output differential signal.

$$\text{Output Balance Error} = \frac{\left(\frac{V_{OUT+} - V_{OUT-}}{2}\right)}{V_{OUT+} - V_{OUT-}} \quad (2)$$

At low frequencies, resistor mismatch is the primary contributor to output balance errors. Additionally CMRR, PSRR, and HD2 performance diminish if resistor mismatch occurs. Therefore, to optimize performance, use 1% tolerance resistors or better. 表 8-1 provides the recommended resistor values to use for a particular gain.

表 8-1. Recommended Resistor Values

GAIN (V/V)	R _G (Ω)	R _F (Ω)
1	390	390
2	374	750
5	402	2010
10	402	4020

8.1.2 Driving a Capacitive Load

Driving capacitive loads with high-performance amplifiers is not a problem as long as certain precautions are taken. The THS2630 has been internally compensated to maximize bandwidth and slew rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output decreases the device phase margin leading to high-frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, place a resistor in series with the output of the amplifier, as shown in [Figure 8-1](#). A minimum value of 20 Ω works well for most applications. For example, in 50- Ω transmission systems, setting the series resistor value to 50 Ω both isolates any capacitance loading and provides the proper line impedance matching at the source end.




Figure 8-1. Driving a Capacitive Load

8.1.3 Data Converters

Driving data converters are one of the most popular applications for fully-differential amplifiers. [Figure 8-2](#) shows a typical configuration of an FDA attached to a differential analog-to-digital converter (ADC).




Figure 8-2. Fully-Differential Amplifier Attached to a Differential ADC

FDAs can operate with a single supply. V_{OCM} defaults to the mid-rail voltage, $V_{CC}/2$. The differential output can be fed into a data converter. This method eliminates the use of a transformer in the circuit. If the ADC has a reference voltage output (V_{ref}), then connect V_{ref} directly to the V_{OCM} of the amplifier using a bypass capacitor to reduce broadband common-mode noise.




图 8-3. Fully-Differential Amplifier Using a Single Supply

8.1.4 Single-Supply Applications

For proper operation, the input common-mode voltage to the input terminal of the amplifier must not exceed the common-mode input voltage range. However, some single-supply applications can require the input voltage to exceed the common-mode input voltage range. In such cases, to bring the common-mode input voltage within the specifications of the amplifier, the circuit configuration of 图 8-4 is suggested.




图 8-4. Circuit With Improved Common-Mode Input Voltage

式 3 is used to calculate R_{PU} :

$$R_{PU} = \frac{V_P - V_{CC}}{(V_{IN} - V_P) \frac{1}{R_G} + (V_{OUT} - V_P) \frac{1}{R_F}} \quad (3)$$

8.2 Typical Application

For signal conditioning in ADC applications, it is important to limit the input frequency to the ADC. Low-pass filters can prevent the aliasing of the high-frequency noise with the frequency of operation. 图 8-5 shows a method by which the noise may be filtered in the THS2630.

图 8-5 shows a typical application design example for the THS2630 device in active low-pass filter topology driving and ADC.




图 8-5. Antialias Filtering

8.2.1 Design Requirements

表 8-2 提供了典型应用设计示例中的设计参数和值。图 8-5 显示了典型应用设计示例。

表 8-2. Design Parameters

DESIGN PARAMETERS	VALUE
Supply voltage	±2.5 V to ±17.5 V
Amplifier topology	Voltage feedback
Output control	DC-coupled with output common-mode control capability
Filter requirement	500-kHz, multiple-feedback low-pass filter

8.2.2 Detailed Design Procedure

8.2.2.1 Active Antialias Filtering

图 8-5 显示了一个多反馈 (MFB) 低通滤波器。该滤波器的传递函数为：

$$H_d(f) = \left[\frac{K}{-\left[\frac{f}{FSF \times fc}\right]^2 + \frac{1}{Q} \frac{jf}{FSF \times fc} + 1} \right] \times \left[\frac{\frac{Rt}{2R4 + Rt}}{1 + \frac{j2\pi f R4 Rt C3}{2R4 + Rt}} \right] \text{ Where } K = \frac{R2}{R1} \quad (4)$$

$$FSF \times fc = \frac{1}{2\pi\sqrt{2} \times R2R3C1C2} \text{ and } Q = \frac{\sqrt{2} \times R2R3C1C2}{R3C1 + R2C1 + KR3C1} \quad (5)$$

K 设置通带增益， f_c 是滤波器的截止频率，FSF 是频率缩放因子，Q 是品质因数。


$$FSF = \sqrt{Re^2 + |Im|^2} \text{ and } Q = \frac{\sqrt{Re^2 + |Im|^2}}{2Re} \quad (6)$$

其中 Re 是实部， Im 是复数极点对的虚部。设置 $R2 = R$ ， $R3 = mR$ ， $C1 = C$ ，和 $C2 = nC$ 的结果为：

$$FSF \times fc = \frac{1}{2\pi R C \sqrt{2} \times m n} \text{ and } Q = \frac{\sqrt{2} \times m n}{1 + m(1 + K)} \quad (7)$$

Start by determining the ratios, m and n , required for the gain and Q of the filter type being designed, then select C and calculate R for the desired f_c .

8.2.3 Application Curve



8-6. Large-Signal Frequency Response

8.3 Power Supply Recommendations

The THS2630 devices are designed to operate on power supplies ranging from $\pm 2.5\text{ V}$ to $\pm 15\text{ V}$ (single-ended supplies of 5 V to 30 V). Use a power-supply accuracy of 5% or better. When operated on a board with high-speed digital signals, make sure to provide isolation between digital signal noise and the analog input pins. The THS2630 are connected to power supplies through pin 3 (V_{CC+}) and pin 6 (V_{CC-}). Decouple each supply pin to GND as close to the device as possible with a low-inductance, surface-mount ceramic capacitor of approximately 10 nF . When vias are used to connect the bypass capacitors to a ground plane, configure the vias for minimal parasitic inductance. One method of reducing via inductance is to use multiple vias. For broadband systems, two capacitors per supply pin are advised.

To avoid undesirable signal transients, do not power on the THS2630 with large inputs signals present. Careful planning of system power on sequencing is especially important to avoid damage to ADC inputs when an ADC is used in the application.

8.4 Layout

8.4.1 Layout Guidelines

To achieve the levels of high-frequency performance of the THS2630, follow proper printed-circuit board (PCB) high-frequency design techniques. Following is a general set of guidelines. In addition, a [SLOU554](#) is available to use as a guide for layout or for evaluating device performance.

- Ground planes—Use a ground plane on the board to provide all components with a low inductive ground connection. However, in the areas of the amplifier inputs and output, the ground plane can be removed to minimize the stray capacitance.
- Proper power-supply decoupling—use a 6.8- μF tantalum capacitor in parallel with a 0.1- μF ceramic capacitor on each supply pin. Sharing the tantalum among several amplifiers is possible depending on the application; however, always use a 0.1- μF ceramic capacitor on the supply pin of every amplifier. In addition, place the 0.1- μF capacitor as close as possible to the supply pin. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. Strive for distances of less than 0.1 inches between the device power pin and the ceramic capacitors.
- Short trace runs or compact part placements—to optimize high-frequency performance, minimize stray series inductance. The best method is to make the circuit layout as compact as possible, thereby minimizing the length of all trace runs. Pay particular attention to the inputs of the amplifier; keep the length as short as possible. This short length helps minimize stray capacitance at the input of the amplifier.


8.4.1.1 PowerPAD™ Integrated Circuit Package Design Considerations

The THS2630 is available in a thermally-enhanced DGN package, which is a member of the PowerPAD™ integrated circuit package family. This package is constructed using a downset leadframe upon which the die is mounted (see [Figure 8-7 a](#) and [Figure 8-7 b](#)). This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package (see [Figure 8-7 c](#)). Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of the surface mount with the previously awkward mechanical methods of using a heat sink.


More complete details of the PowerPAD installation process and thermal management techniques can be found in [PowerPAD Thermally-Enhanced Package application report](#). This document can be found on the TI website at www.ti.com by searching for the keyword PowerPAD. The document can also be ordered through your local TI sales office; refer to SLMA002 when ordering.




Note: The thermal pad (PowerPAD) is electrically isolated from all other pins and can be connected to any potential from V_{CC-} to V_{CC+} . Typically, the thermal pad is connected to the ground plane because this plane tends to physically be the largest and is able to dissipate the most amount of heat.

Figure 8-7. Views of Thermally-Enhanced DGN Package

8.4.2 Layout Example



8-8. Representative Schematic for Layout



8-9. Layout Recommendations

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Design Guide for 2.3 nV/√Hz, Differential, Time Gain Control \(TGC\) DAC Reference Design for Ultrasound design guide](#)
- Texas Instruments, [EVM User's Guide for High-Speed Fully-Differential Amplifier user's guide](#)
- Texas Instruments, [Fully Differential Amplifiers application note](#)
- Texas Instruments, [Maximizing Signal Chain Distortion Performance Using High Speed Amplifiers application note](#)
- Texas Instruments, [PowerPAD Thermally-Enhanced Package technical brief](#)
- Texas Instruments, [TI Precision Labs - Fully Differential Amplifiers video series](#)

9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](#) のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

9.3 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

9.4 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
THS2630DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2UP5	Samples
THS2630DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2UQJ	Samples
THS2630DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	T2630	Samples
THS2630SDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2UO5	Samples
THS2630SDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2URJ	Samples
THS2630SDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	T2630S	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS2630DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
THS2630DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS2630DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS2630SDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
THS2630SDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS2630SDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS2630DGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
THS2630DGNR	HVSSOP	DGN	8	2500	356.0	356.0	35.0
THS2630DR	SOIC	D	8	2500	356.0	356.0	35.0
THS2630SDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
THS2630SDGNR	HVSSOP	DGN	8	2500	356.0	356.0	35.0
THS2630SDR	SOIC	D	8	2500	356.0	356.0	35.0

DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4214862/A 04/2023

NOTES:

PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


DGN 8

PowerPAD™ HVSSOP - 1.1 mm max height


3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4225482/B



4229130/B 05/2024

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.
6. Features may differ or may not be present.

EXAMPLE BOARD LAYOUT

DGN0008H

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4229130/B 05/2024

NOTES: (continued)


7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
9. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
10. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGN0008H

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
EXPOSED PAD 9:
100% PRINTED SOLDER COVERAGE BY AREA
SCALE: 15X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	1.91 X 2.01
0.125	1.71 X 1.80 (SHOWN)
0.15	1.56 X 1.64
0.175	1.45 X 1.52

4229130/B 05/2024

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.



D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $.006$ [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
 EXPOSED METAL SHOWN
 SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ（データシートを含みます）、設計リソース（リファレンス・デザインを含みます）、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated