

# TCA9617A レベル変換 FM+ I<sup>2</sup>C バス リピータ

## 1 特長

- 2 チャンネルの双方向 I<sup>2</sup>C バッファ
- Standard Mode、Fast Mode (400kHz)、Fast Mode+ (1MHz) の I<sup>2</sup>C 動作をサポート
- A 側の動作電源電圧範囲: 0.8V~5.5V
- B 側の動作電源電圧範囲: 2.2V~5.5V
- 0.8V から 5.5V および 2.2V から 5.5V への電圧レベル変換
- フットプリントと機能において TCA9517 を代替可能
- アクティブ HIGH のリピータ イネーブル入力
- オープンドレインの I<sup>2</sup>C I/O
- 5.5V 許容の I<sup>2</sup>C およびイネーブル入力に対応
- ロックアップの発生しない動作
- デバイス全体で、クロック ストレッチングと複数コントローラの調停をサポート
- JESD 78、Class II 準拠で 100mA 超のラッチアップ性能
- JESD 22 を上回る ESD 保護
  - 人体モデルで 4000V
  - 荷電デバイス モデルで 1500V

## 2 アプリケーション

- サーバー
- ルーター (テレコム スイッチング機器)
- 産業用機器
- 多くの I<sup>2</sup>C ターゲットや長い PCB 配線を持つ製品

## 3 概要


TCA9617A は、BiCMOS のデュアル双方向バッファで、I<sup>2</sup>C バスおよび SMBus システム用に設計されています。混在モード アプリケーションで、低電圧 (最低 0.8V) とより高い電圧 (2.2V~5.5V) との間の双方向電圧レベル変換 (昇圧変換 / 降圧変換) を行います。このデバイスにより、I<sup>2</sup>C および同様のバス システムを拡張でき、レベル シフト時にも性能劣化を防ぐことができます。

TCA9617A は、I<sup>2</sup>C バス上でシリアル データ (SDA) 信号とシリアル クロック (SCL) 信号の両方をバッファするため、容量が 550pF の 2 つのバスを、I<sup>2</sup>C アプリケーション内で接続できます。このデバイスを使って電圧や容量のバスを 2 つに分離することもできます。

### パッケージ情報

部品番号	パッケージ <sup>(1)</sup>	パッケージ サイズ <sup>(2)</sup>
TCA9617A	VSSOP (8)	3mm×3mm

- (1) 詳細については、[セクション 10](#) を参照してください。
- (2) パッケージ サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。




概略回路図



## Table of Contents

<b>1 特長</b> .....	1	6.4 Device Functional Modes.....	12
<b>2 アプリケーション</b> .....	1	<b>7 Application and Implementation</b> .....	13
<b>3 概要</b> .....	1	7.1 Application Information.....	13
<b>4 Pin Configuration and Functions</b> .....	3	7.2 Typical Application.....	13
<b>5 Specifications</b> .....	4	7.3 Power Supply Recommendations.....	16
5.1 Absolute Maximum Ratings.....	4	7.4 Layout.....	17
5.2 ESD Ratings.....	4	<b>8 Device and Documentation Support</b> .....	18
5.3 Recommended Operating Conditions.....	4	8.1 Receiving Notification of Documentation Updates... 18	
5.4 Thermal Information.....	5	8.2 サポート・リソース.....	18
5.5 Electrical Characteristics.....	5	8.3 Trademarks.....	18
5.6 Timing Requirements.....	7	8.4 静電気放電に関する注意事項.....	18
5.7 Typical Characteristics.....	7	8.5 用語集.....	18
<b>6 Detailed Description</b> .....	10	<b>9 Revision History</b> .....	19
6.1 Overview.....	10	<b>10 Mechanical, Packaging, and Orderable Information</b> .....	20
6.2 Functional Block Diagram.....	11		
6.3 Feature Description.....	11		

## 4 Pin Configuration and Functions




**4-1. DGK Package, 8-Pin VSSOP  
(Top View)**

**表 4-1. Pin Functions**

PIN		DESCRIPTION
NAME	NO.	
VCCA	1	A-side supply voltage (0.8V to 5.5V)
SCLA	2	I <sup>2</sup> C SCL line, A side. Connect to V <sub>C</sub> CA through a pull-up resistor.
SDAA	3	I <sup>2</sup> C SDA line, A side. Connect to V <sub>C</sub> CA through a pull-up resistor.
GND	4	Supply ground
EN	5	Active-high repeater enable input. Internally connected to V <sub>C</sub> CB through a weak pull-up resistor.
SDAB	6	I <sup>2</sup> C SDA line, B side. Connect to V <sub>C</sub> CB through a pull-up resistor.
SCLB	7	I <sup>2</sup> C SCL line, B side. Connect to V <sub>C</sub> CB through a pull-up resistor.
VCCB	8	B-side and device supply voltage (2.2V to 5.5V)

## 5 Specifications

### 5.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CCB</sub>	Supply voltage range		-0.5	6.5	V
V <sub>CCA</sub>	Supply voltage range		-0.5	6.5	V
V <sub>I</sub>	Enable input voltage range <sup>(2)</sup>		-0.5	6.5	V
V <sub>IO</sub>	I <sup>2</sup> C bus voltage range <sup>(2)</sup>		-0.5	6.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 5.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±4000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CCA</sub>	Supply voltage, A-side bus		0.8	V <sub>CCB</sub>	V
V <sub>CCB</sub>	Supply voltage, B-side bus		2.2	5.5	V
I <sub>OLA</sub>	Low-level output current			30	mA
I <sub>OLB</sub>	Low-level output current		0.1	30	mA
T <sub>A</sub>	Ambient temperature		-40	85	°C

## 5.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DGK	UNIT
		8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	171.5	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	77.5	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	107.1	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	12.3	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	105.3	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 5.5 Electrical Characteristics

V<sub>CCB</sub> = 2.2V to 5.5V, GND = 0V, T<sub>A</sub> = -40°C to 85°C (unless otherwise noted)

PARAMETER			TEST CONDITIONS	V <sub>CCB</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
V <sub>IK</sub>	Input clamp voltage		I <sub>I</sub> = -18mA	2.2V to 5.5V	-1.2		0	V	
V <sub>OL</sub>	Low-level output voltage	SDAB, SCLB	I <sub>OL</sub> = 100μA or 30mA, V <sub>ILA</sub> = 0V	2.2V to 5.5V	0.48	0.53	0.58	V	
		SDAA, SCLA	I <sub>OL</sub> = 30mA						0.1
V <sub>IH</sub>	High-level input voltage	SDAA, SCLA		2.2V to 5.5V	0.7 × V <sub>CCA</sub>		5.5	V	
		SDAB, SCLB					0.7 × V <sub>CCA</sub>		5.5
		EN					0.7 × V <sub>CCB</sub>		5.5
V <sub>IL</sub>	Low-level input voltage	SDAA, SCLA		2.2V to 5.5V			0.3 × V <sub>CCA</sub>	V	
		SDAB, SCLB					0.4		
		EN					0.3 × V <sub>CCB</sub>		
I <sub>CCA</sub>	Quiescent supply current for V <sub>CCA</sub>		Both channels low, SDAA = SCLA = GND and I <sub>OLB</sub> = 100μA, or SDAA = SCLA = open and SDAB = SCLB = GND	2.2V to 5.5V			13	μA	
I <sub>CCB</sub>	Quiescent supply current		Both Channels high, SDAA = SCLA = V <sub>CCA</sub> B-side pulled up to V <sub>CCB</sub> with pull-up resistors	2.2V to 5.5V		4.5	7	mA	
			Both channels low, SDAA = SCLA = GND, I <sub>OLB</sub> = 100μA	5.5V		5.7	8.1		

## 5.5 Electrical Characteristics (続き)

$V_{CCB} = 2.2V$  to  $5.5V$ ,  $GND = 0V$ ,  $T_A = -40^\circ C$  to  $85^\circ C$  (unless otherwise noted)

PARAMETER			TEST CONDITIONS	$V_{CCB}$	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$I_I$	Input leakage current	SDAB, SCLB	$V_I = V_{CCB}$	2.2V to 5.5V	-1		1	$\mu A$
			$V_I = 0.2V, EN = 0$		-10		10	
			$V_I = V_{CCB} - 0.2V$		-1		1	
			$V_I = 5.5V, V_{CCA} = 0V$	0V	-10		10	
		SDAA, SCLA	$V_I = V_{CCA}$	2.2V to 5.5V	-1		1	
			$V_I = 0.2V, EN = 0$		-10		10	
			$V_I = V_{CCA} - 0.2V$		-1		1	
			$V_I = 5.5V, V_{CCA} = 0V$	0V	-10		10	
EN	$V_I = V_{CCB}$		-1		1			
	$V_I = 0.2V$		-25					
$C_I$	Input capacitance	EN	$V_I = 3V$ or $0V$	3.3V			7	pF
$C_{IO}$	Input/output capacitance	SCLA, SDAA	$V_I = 3V$ or $0V$	3.3V			9	pF
			$V_I = 3V$ or $0V$	0V			9	
		SCLB, SDAB	$V_I = 3V$ or $0V$	3.3V			14	
			$V_I = 3V$ or $0V$	0V			14	

(1) All typical values are at  $T_A = 25^\circ C$ .



## 5.6 Timing Requirements

$V_{CCA} = 0.8V$  to  $5.5V$ ,  $V_{CCB} = 2.2V$  to  $5.5V$ ,  $GND = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$  (unless otherwise noted)<sup>(1) (2) (3)</sup>

PARAMETER		FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay	SDAB, SCLB	SDAA, SCLA		35		90	ns
$t_{PLH}$	Propagation delay	SDAA, SCLA	SDAB, SCLB	$V_{CCB} \leq 3V$	50		137	ns
$t_{PLH}$	Propagation delay	SDAA, SCLA	SDAB, SCLB	$V_{CCB} > 3V$	59		250	ns
$t_{PHL}$	Propagation delay	SDAB, SCLB	SDAA, SCLA		32		144	ns
$t_{PHL}$	Propagation delay	SDAA, SCLA	SDAB, SCLB		28		140	ns
$t_{TLH}^{(4)}$	Transition time	B side	30%	70%	88		ns	
		A side			37			
$t_{THL}$	Transition time	B side	70%	30%	5.40	32		ns
		A side			1.40	40		
$t_{su,en}^{(5)}$	Setup time, EN high before Start condition				100			ns

- Times are specified with loads of  $240\ \Omega \pm 1\%$  and  $400\ pF \pm 10\%$  on B-side and  $240\ \Omega \pm 1\%$  and  $200\ pF \pm 10\%$  on A-side. Different load resistance and capacitance alter the rise time, thereby changing the propagation delay and transition times.
- Times are specified with A-side signals pulled up to  $V_{CCA}$  and B-side signals pulled up to  $V_{CCB}$ .
- Typical values were measured with  $V_{CCA} = 0.9\ V$  and  $V_{CCB} = 2.5\ V$  at  $T_A = 25^{\circ}C$ , unless otherwise noted.
- $T_{TLH}$  is determined by the pull-up resistance and load capacitance
- EN should change state only when the global bus and the repeater port are in an idle state

## 5.7 Typical Characteristics



## Parameter Measurement Information






図 6-1. Test Circuit for Open-Drain Output from A to B




- $V_{CCA} = 0.9V$
- $V_{CCB} = 2.5V$
- $R_{PUA} = R_{PUB} = 240\Omega$  on the A-side and the B-side
- $C_{LA} = 200pF$  on A-side and  $C_{LB} = 400pF$  on B-side (includes probe and jig capacitance)
- All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10MHz$ ,  $Z_O = 50\Omega$ ,  $slew\ rate \geq 1V/ns$
- The outputs are measured one at a time, with one transition per measurement.

図 6-2. Test Circuit for Open-Drain Output from B to A





6-3. Propagation Delay And Transition Times (A to B)



6-4. Propagation Delay And Transition Times (B to A)

## 6 Detailed Description

### 6.1 Overview

The TCA9617A is a BiCMOS dual bidirectional buffer intended for I<sup>2</sup>C bus and SMBus systems. As with the standard I<sup>2</sup>C system, pull-up resistors are required to provide the logic high levels on the buffered bus. The TCA9617A has standard open-drain configuration of the I<sup>2</sup>C bus. The size of these pull-up resistors depends on the system, but each side of the repeater must have a pull-up resistor. The device is designed to work with Standard mode, Fast mode and Fast Mode+ I<sup>2</sup>C devices.

The TCA9617A B-side drivers operate from 2.2V to 5.5V. The output low level for this internal buffer is approximately 0.5V, but the input voltage must be below  $V_{IL}$  when the output is externally driven low. The higher-voltage low signal is called a buffered low. When the B-side I/O is driven low internally, the low is not recognized as a low by the input. This feature prevents a lockup condition from occurring when the input low condition is released. This type of design on the B side prevents TCA9617A from being used in series with another TCA9617A B-side or other buffers that incorporate a static or dynamic offset voltage. This is because these devices do not recognize buffered low signals as a valid low and do not propagate the signal as a buffered low again.


The TCA9617A A-side drivers operate from 0.8V to 5.5V and do not have the buffered low feature (or the static offset voltage). This means that a low signal on the B side translates to a nearly 0V low on the A side, which accommodates smaller voltage swings of low-voltage logic. The output pull-down on the A side drives a hard low, and the input level is set to 30% of  $V_{CCA}$  to accommodate the need for a lower low level in systems where the low-voltage-side supply voltage is as low as 0.8V.

The A side of two or more TCA9617As can be connected together to allow a star topology, with the A side on the common bus. Also, the A side can be connected directly to any other buffer with static or dynamic offset voltage. Multiple TCA9617As can be connected in series, A side to B side, with no buildup in offset voltage with only time-of-flight delays to consider.

The TCA9617A includes a power-up circuit that keeps the output drivers turned off until  $V_{CCB}$  is above 2V and  $V_{CCA}$  is above 0.7V.  $V_{CCA}$  is only used to provide references for the A-side input comparators and the power-good-detect circuit. The TCA9617A internal circuitry and all I/Os are powered by the  $V_{CCB}$  pin; however, due to ESD protection requirements on the SCLA and SDAA,  $V_{CCB}$  is required to power-up prior to  $V_{CCA}$ . If SDA and SCL (on A-side or B-side) are pulled up to a positive voltage before  $V_{CCB}$  is powered, there can be significant current leakage into the SCA and SCL pins that can cause them to be pulled down. The SDA and SCL lines shall not be pulled up to a voltage higher than  $V_{CCB}$ , even when the device is powered down.

After power up and with the EN high, the A side falling below 30% of  $V_{CCA}$  turns on the corresponding B-side driver (either SDA or SCL) and drives the B-side down momentarily to 0V before settling to approximately 0.5V. When the A-side rises above 30% of  $V_{CCA}$ , the B-side pull-down driver is turned off and the external pull-up resistor pulls the pin high. If the B side falls first and goes below 0.4V, the A-side driver is turned on and drives the A-side to 0V. When the B-side rises above 0.45V, the A-side pull-down driver is turned off and the external pull-up resistor pulls the pin high.

## 6.2 Functional Block Diagram





Copyright © 2017, Texas Instruments Incorporated

## 6.3 Feature Description

### 6.3.1 Bidirectional Level Translation

The TCA9617A can provide bidirectional voltage level translation (up-translation and down-translation) between low voltages (down to 0.8V) and higher voltages (2.2V to 5.5V) in mixed-mode applications.

### 6.3.2 $V_{OL}$ B-side Offset Voltage

 6-2 depicts the offset voltage on the B side of the device. As shown in  6-2 the target releases and the B-side rises, and rises to 0.5V and stays there until the A-side rises above 30% of  $V_{CCA}$ . This effect can cause the low level signal to have a *pedestal*. Once the voltage on the A-side crosses 30% of  $V_{CCA}$ , the B-side begins to rise to  $V_{CCB}$ .

Due to nature of the B-side pedestal and the static offset voltage, there is a slight overshoot as the B-side rises from being externally driven low to the 0.5V offset. The TCA9617A is designed to control this behavior provided the system is designed with rise times greater than 20ns. Therefore, care must be taken to limit the pullup strength when devices with rise time accelerators are present on the B side. Excessive overshoot on the B-side pedestal can cause devices with rise time accelerators to trip prematurely if the accelerator thresholds are below 30% of  $V_{CCB}$ .

### 6.3.3 High to Low Transition Characteristics

When the A side of the bus is driven to 30% of  $V_{CCA}$ , the B side driver turns on. This drives the B-side to 0V for a short period (see [Figure 6-2](#)) and then the B-side rises to the static offset voltage of 0.5V ( $V_{OL}$  of TCA9617A). This effect, called an inverted pedestal, allows the B-side to drive to logic low much faster than driving to the static offset. Driving to the static offset voltage requires that the fall time be slowed to prevent ringing.




Figure 6-1. Bus A (0.8V to 5.5V Bus) Waveform




Figure 6-2. Bus B (2.2V to 5.5V Bus) Waveform

## 6.4 Device Functional Modes

The TCA9617A has an active-high enable (EN) input with an internal pull-up to  $V_{CCB}$ , which allows the user to select when the repeater is active. This can be used to separate a misbehaving target on power-up reset. The EN must never change state during an I<sup>2</sup>C operation. Disabling during a bus operation can hang the bus. Enabling part way through the bus cycles can confuse the I<sup>2</sup>C parts being enabled. The EN input must change state only when the global bus and repeater port are in the idle state to prevent system failures.

Table 6-1. Function Table

INPUT EN	FUNCTION
L	Outputs disabled
H	SDAA = SDAB SCLA = SCLB

## 7 Application and Implementation

### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 7.1 Application Information

A typical application is shown in [図 7-1](#). In this example, the system controller is running on a 0.9V I<sup>2</sup>C bus, and the target is connected to a 2.5V bus. Both buses are running at 400kHz. Decoupling capacitors are required but are not shown in [図 7-6](#) for simplicity.

The TCA9617A is 5V tolerant so no additional circuits are required to translate between 0.8V to 5.5V bus voltages and 2.7V to 5.5V bus voltages.


When the A side of the TCA9617A is pulled low by a driver on the I<sup>2</sup>C bus, a comparator detects the falling edge when the signal level goes below 30% of V<sub>CCA</sub> and cause the internal driver on the B side to turn on. The B-side is first pull down to 0V and then settle to 0.5V. When the B side of the TCA9617A falls below 0.4V, the TCA9617A detects the falling edge, turn on the internal driver on the A side and pull the A-side pin down to ground. To illustrate what can be seen for an A to B transition refer to [図 7-3](#), and for a B to A transition see [図 7-2](#).

On the B-side bus of the TCA9617A, the clock and data lines have a positive offset from ground equal to the V<sub>OL</sub> of the TCA9617A. After the eighth clock pulse, the data line is pulled to the V<sub>OL</sub> of the target device, which is close to ground in this example. At the end of the acknowledge, the level rises only to the low level set by the driver of the TCA9617A for a short delay (approximately 0.5V), while the A-side bus rises above 30% of V<sub>CCA</sub> and then continues high.

Although the TCA9617A has a single application, the device can exist in multiple configurations. [図 7-1](#) shows the standard configuration for the TCA9617A. Multiple TCA9617As can be connected either in star configuration ([図 7-4](#)) or in series configuration ([図 7-5](#)). The design requirements, detailed design procedure, and application curves in [セクション 7.2.1](#) are valid for all three configurations.

### 7.2 Typical Application

#### 7.2.1 Standard Application



**図 7-1. Bidirectional Voltage Level Translator**

### 7.2.1.1 Design Requirements

For the level-translating application, the following must be true:

- $V_{CCA} = 0.8V$  to  $5.5V$
- $V_{CCB} = 2.2V$  to  $5.5V$
- $I_{OL} > I_O$

### 7.2.1.2 Detailed Design Procedure

#### 7.2.1.2.1 Pullup Resistor Sizing

For the TCA9617A to function correctly, all devices on the B-side must be able to pull the B-side below the voltage input low contention level ( $0.4V$ ). This means that the  $V_{OL}$  of any device on the B-side must be below  $0.4V$  for proper operation.

The  $V_{OL}$  of a device can be adjusted by changing the  $I_{OL}$  through the device which is set by the pull-up resistor value. The pull-up resistor on the B-side must be carefully selected to make sure the logic levels is transferred correctly to the A-side.

The B-side pull-up resistor sizing must also make sure that the rise time is greater than  $20ns$ . Shorter rise times increase the pedestal overshoot shown in [Figure 7-2](#).

### 7.2.1.3 Application Curves




Figure 7-2. B-side Pedestal




Figure 7-3. B-side Inverted Pedestal

## 7.2.2 Star Application

Multiple TCA9617A A sides can be connected in a star configuration, allowing all nodes to communicate with each other.




図 7-4. Typical Star Application

### 7.2.2.1 Design Requirements

Refer to [セクション 7.2.1.1.](#)

### 7.2.2.2 Detailed Design Procedure


Refer to [セクション 7.2.1.2.](#)

### 7.2.2.3 Application Curves

Refer to [セクション 7.2.1.3.](#)

### 7.2.3 Series Application

Multiple TCA9617As can be connected in series as long as the A side is connected to the B side. I<sup>2</sup>C bus target devices can be connected to any of the bus segments. The number of devices that can be connected in series is limited by repeater delay/time-of-flight considerations on the maximum bus speed requirements.



7-5. Typical Series Application

#### 7.2.3.1 Design Requirements

Refer to [セクション 7.2.1.1](#).

#### 7.2.3.2 Detailed Design Procedure

Refer to [セクション 7.2.1.2](#).

#### 7.2.3.3 Application Curves

Refer to [セクション 7.2.1.3](#).

### 7.3 Power Supply Recommendations

For VCCA, an 0.8V to 5.5V power supply is required. For VCCB, a 2.2V to 5.5V power supply is required.

VCCB can always be higher than VCCA. VCCB cannot be lower than VCCA even when the device is disabled. During power-up, VCCB must rise before VCCA.

Standard decoupling capacitors are recommended. These capacitors typically range from 0.1μF to 1μF, but the value of the capacitance depends on the frequencies of noise from the power supply.




## 7.4 Layout

### 7.4.1 Layout Guidelines

The recommended decoupling capacitors must be placed as close to the VCCA and VCCB pins of the TCA9617A as possible.

### 7.4.2 Layout Example



☒ 7-6. Layout Schematic

## 8 Device and Documentation Support

### 8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 8.2 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの [使用条件](#) を参照してください。

### 8.3 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 8.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 8.5 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 9 Revision History

<b>Changes from Revision B (December 2018) to Revision C (January 2024)</b>	<b>Page</b>
• すべての古い用語をコントローラおよびターゲットに変更.....	1
• 「製品情報」表を「パッケージ情報」表に変更 .....	1
• 「概要」の「分割」を「分離」に変更 .....	1
• 「またはそれ以上のバス容量」を削除.....	1
• Added internal pull-up resistor information on EN pin.....	3
• Changed abs max voltages from 7V to 6.5V.....	4
• Changed the Thermal Information for 8 DGK.....	5
• Changed $V_{IK}$ MAX value of -1.2V to a MIN value.....	5
• Changed $T_{PLH}$ (B to A) by removing typical value.....	7
• Changed $T_{PLH}$ (A to B) for $V_{CCB} \leq 3V$ by changing min value from 59ns to 50ns and removing typical value.....	7
• Changed $T_{PLH}$ (A to B) for $V_{CCB} > 3V$ by removing typical value.....	7
• Changed $T_{PHL}$ (B to A) by changing min value from 69ns to 32ns and removing typical value.....	7
• Changed $T_{PHL}$ (A to B) by changing min value from 68ns to 28ns and removing typical value.....	7
• Changed $T_{THL}$ (B side) by changing max value from 13.8ns to 32ns and removing typical value.....	7
• Changed $T_{THL}$ (B side) by changing max value from 11.3ns to 40ns and removing typical value.....	7
• Changed 0.3V <sub>CCA</sub> to: 30% of V <sub>CCA</sub> in the Overview .....	10
• Changed A side falling below 0.7V <sub>CCA</sub> to: A side falling below 30% of V <sub>CCA</sub> .....	10
• Changed goes below 0.7V <sub>CCB</sub> to: goes below 0.4V .....	10
• Changed "70mV or more below the output low level" to: goes below V <sub>IL</sub> .....	10
• Changed 0.3V <sub>CCA</sub> to: 30% of V <sub>CCA</sub> in the Low to High Transition Characteristics .....	11
• Changed "accelerator thresholds are below 30% of V <sub>CCB</sub> " to: "overshoot is more than accelerator thresholds".....	11
• Deleted <i>Since the A-side does not have a static offset low voltage, no pedestal is seen on the A-side as shown in Bus A (0.8V to 5.5V Bus) Waveform</i> .....	11
• Changed 0.7V <sub>CCA</sub> to 30% of V <sub>CCA</sub> in the High-to-Low Transition Characteristics .....	12
• Changed <i>isolate a badly behaved to separate a misbehaving</i> in the Device Functional Modes .....	12
• Changed 0.7V <sub>CCA</sub> to 30% of V <sub>CCA</sub> in the Application Information .....	13
• Changed falls below 0.45V to: falls below 0.4V .....	13
• Changed (0.45V) to: (0.4V) in the Pullup Resistor Sizing .....	14

<b>Changes from Revision A (July 2014) to Revision B (December 2018)</b>	<b>Page</b>
• Changed the appearance of the DGK pin out image .....	3
• Deleted $V_{CCA} < V_{CCB}$ from the Design Requirements list.....	14

<b>Changes from Revision * (June 2013) to Revision A (July 2014)</b>	<b>Page</b>
• 「特長」の一覧から「電源オフ時に高インピーダンスになる I <sup>2</sup> C ピン」を削除.....	1
• 「アプリケーション」を追加。 .....	1
• Added Typical Characteristics section. ....	7
• Added Application and Implementation section. ....	13
• Added Power Supply Recommendations section. ....	16

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TCA9617ADGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU   SN   NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(7EA, DWK)	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9617ADGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA9617ADGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0

# DGK0008A



# PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4214862/A 04/2023

**NOTES:**

PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.



# EXAMPLE BOARD LAYOUT

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

# EXAMPLE STENCIL DESIGN

DGK0008A

<sup>TM</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、ます。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated