

## TCA4311A ホットスワップ可能な2線式バス・バッファ

### 1 特長

- 2.7V~5.5Vの電源電圧範囲で動作
- I<sup>2</sup>Cバス信号の双方向データ転送をサポート
- SDAおよびSCLラインはバッファ処理され、ファンアウトを増大
- すべてのSDAおよびSCLラインに1Vプリチャージがあり、バックプレーンへの基板の活線挿抜時に破損を防止
- SDAおよびSCL入力ラインは出力と絶縁
- 標準モードおよびファースト・モードのI<sup>2</sup>Cデバイスに対応
- ノイズ耐性の向上
- 動作中の基板挿入およびバス延長のアプリケーションに対応
- チップのディセーブル時の低いI<sub>CC</sub>: 1μA未満
- READYオープン・ドレイン出力
- クロック延長、調停、同期をサポート
- 電源オフ時にI<sup>2</sup>Cピンが高インピーダンス
- オープン・ドレインのI<sup>2</sup>Cピン
- JESD 78, Class II準拠で100mA超のラッチアップ性能
- JESD 22を超えるESD保護
  - 8000V、人体モデル(A114-A)
  - 200V、マシン・モデル(A115-A)
  - 1000V、荷電デバイス・モデル(C101)

### 2 アプリケーション

- サーバー
- ルーター(テレコム・スイッチング機器)
- 基地局
- 産業用オートメーション

### 3 概要

TCA4311Aはホットスワップ可能なI<sup>2</sup>Cバス・バッファで、動作中のバックプレーンへのI/Oカード挿入をサポートし、データやクロック・バスの破損が発生しません。制御回路により、バックプレーンで停止コマンドまたはバスのアイドルが発生するまで、バックプレーンはカードに接続されず、カードにバスの競合が発生しません。接続が行われると、このデバイスは双方向のバッファ処理を行い、バックプレーンとカードの容量を絶縁状態に維持します。挿入時にSDAおよびSCLラインは1Vにプリチャージされ、チップの寄生容量を充電するのに必要な電流を最小限に抑えます。

I<sup>2</sup>Cバスがアイドルのとき、TCA4311AはENラインをLOWに設定することでシャットダウン・モードに移行できます。ENがHIGHのとき、TCA4311Aは通常の動作を再開します。オープン・ドレインのREADY出力ピンも搭載されており、バックプレーンとカードの側が互いに接続されたことを示します。READYがHIGHのとき、SDAINおよびSCLINは、SDAOUTおよびSCLOUTに接続されています。2つの側が切断されているとき、READYはLOWになります。

バックプレーンとカードのどちらの側も、2.7V~5.5Vの電源電圧範囲で動作でき、どちらの電源電圧が高いかについての制限はありません。


TCA4311Aには標準のオープン・ドレインI/Oがあります。I/Oへのプルアップ抵抗のサイズはシステムにより異なりますが、このバッファの両側にプルアップ抵抗が必要です。このデバイスは、SMBusデバイスに加えて、標準モードおよびファースト・モードのI<sup>2</sup>Cデバイスとともに動作するように設計されています。標準モードのI<sup>2</sup>Cデバイスは、一般的なI<sup>2</sup>Cシステムで3mAのみが規定されており、標準モード・デバイスと複数のマスタを使用可能です。特定の状況においては、大きな終端電流を使用できます。

#### 製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)
TCA4311A	SOIC (8)	4.90mm×3.91mm
	VSSOP (8)	3.00mm×3.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

#### 概略回路図



## 目次

1	特長	1	8.3	Feature Description	9
2	アプリケーション	1	8.4	Device Functional Modes	9
3	概要	1	9	<b>Application and Implementation</b>	11
4	改訂履歴	2	9.1	Application Information	11
5	<b>Pin Configuration and Functions</b>	3	9.2	Typical Application	11
6	<b>Specifications</b>	4	10	<b>Power Supply Recommendations</b>	17
6.1	Absolute Maximum Ratings	4	11	<b>Layout</b>	17
6.2	ESD Ratings	4	11.1	Layout Guidelines	17
6.3	Recommended Operating Conditions	4	11.2	Layout Example	18
6.4	Thermal Information	4	12	デバイスおよびドキュメントのサポート	19
6.5	Electrical Characteristics	5	12.1	ドキュメントの更新通知を受け取る方法	19
6.6	Typical Characteristics	6	12.2	コミュニティ・リソース	19
7	<b>Parameter Measurement Information</b>	6	12.3	商標	19
8	<b>Detailed Description</b>	8	12.4	静電気放電に関する注意事項	19
8.1	Overview	8	12.5	Glossary	19
8.2	Functional Block Diagram	8	13	メカニカル、パッケージ、および注文情報	19

## 4 改訂履歴

### Revision B (October 2014) から Revision C に変更 Page

•	Moved $T_{stg}$ to the <i>Absolute Maximum Rating</i> table	4
•	Changed the <i>Handling Rating</i> table To: <i>ESD Ratings</i>	4
•	Added <i>Missing ACK Event</i> section	10

### Revision A (July 2012) から Revision B に変更 Page


•	「取り扱い定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクション	1
•	TCA4311A RTA仕様 変更	1

### 2011年1月発行のものから更新 Page

•	Updated Input-output Offset Voltage vs Pullup Resistor graphic.	6
---	---	---

## 5 Pin Configuration and Functions

**D OR DGK Packages  
(Top View)**



**Pin Functions**

PIN		DESCRIPTION
NAME	NUMBER	
EN	1	Active-high chip enable pin. If EN is low, the TCA4311A is in a low current (<math><1 \mu\text{A}</math>) mode. It also disables the rise-time accelerators, disables the bus pre-charge circuitry, drives READY low, isolates SDAIN from SDAOUT and isolates SCLIN from SCLOUT. EN should be high (at $V_{CC}$ ) for normal operation. Connect EN to $V_{CC}$ if this feature is not being used.
SCLOUT	2	Serial clock output. Connect this pin to the SCL bus on the card.
SCLIN	3	Serial clock input. Connect this pin to the SCL bus on the backplane.
GND	4	Supply ground
READY	5	Connection flag/rise-time accelerator control. READY is low when either EN is low or the start-up sequence described in the operation section has not been completed. READY goes high when EN is high and start-up is complete. Connect a 10-k $\Omega$ resistor from this pin to $V_{CC}$ to provide the pull up.
SDAIN	6	Serial data input. Connect this pin to the SDA bus on the backplane.
SDAOUT	7	Serial data output. Connect this pin to the SDA bus on the card.
VCC	8	Supply power. Main input power supply from backplane. This is the supply voltage for the devices on the backplane I <sup>2</sup> C busses. Connect pull-up resistors from SDAIN and SCLIN (and also from SDAOUT and SCLOUT) to this pin. Place a bypass capacitor of at least 0.01 $\mu\text{F}$ close to this pin for best results.

## 6 Specifications

### 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
V <sub>I/O</sub>	I <sup>2</sup> C bus voltage range <sup>(2)</sup>	SDAIN, SCLIN, SDAOUT, SCLOUT	-0.5	7	V
V <sub>I</sub>	Input voltage range <sup>(2)</sup>	EN	-0.5	7	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
I <sub>CC</sub>	Continuous current through V <sub>CC</sub> or GND			±100	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±8000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2.7	5.5	V
V <sub>IH</sub>	High-level input voltage	EN input	2	5.5	V
V <sub>IL</sub>	Low-level input voltage	SDA and SCL inputs <sup>(1)</sup>	-0.5	0.4	V
		EN input	-0.5	0.8	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V		3	mA
		V <sub>CC</sub> = 4.5 V		3	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

- (1) In certain circumstances, devices must be able to drive the input voltage low while sinking current from the rise time accelerators of the TCA4311A (see I<sub>PULLUPAC</sub> in [Electrical Characteristics](#)).

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>	TCA4311A		UNIT	
	D	DGK		
	8 PINS			
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	109.2	158.6	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	53.5	52.8	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	49.7	78.2	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	8.8	5.1	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	49.2	76.9	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Power Supply</b>						
$V_{CC}$	Positive supply voltage		2.7		5.5	V
$I_{CC}$	Supply current	$V_{CC} = 5.5\text{ V}$ , $V_{SDAIN} = V_{SCLIN} = 0\text{ V}$		5.1	7	mA
$I_{SD}$	Supply current in shutdown mode	$V_{EN} = 0\text{ V}$		0.1		$\mu\text{A}$
<b>Start-Up Circuitry</b>						
$V_{PRE}$	Pre-charge voltage	SDA, SCL floating	0.8	1	1.2	V
$t_{IDLE}$	Bus idle time		50	95	150	$\mu\text{s}$
$V_{EN}$	EN threshold voltage			$0.5 \times V_{CC}$	$0.9 \times V_{CC}$	V
$V_{DIS}$	Disable threshold voltage	EN Pin	$0.1 \times V_{CC}$	$0.5 \times V_{CC}$		V
$I_{EN}$	EN input current	EN from 0 V to $V_{CC}$		$\pm 0.1$	$\pm 1$	$\mu\text{A}$
$t_{EN}$	Enable time			95		$\mu\text{s}$
$t_{DIS}$	Disable time (EN to READY)			30		ns
$t_{STOP}$	SDAIN to READY delay after STOP			1.2		$\mu\text{s}$
$t_{READY}$	SCLOUT/SDAOUT to READY			0.8		$\mu\text{s}$
$I_{OFF}$	READY OFF state leakage current			$\pm 0.1$		$\mu\text{A}$
$V_{OL}$	READY output low voltage	$I_{PULLUP} = 3\text{ mA}$			0.4	V
<b>Rise-Time Accelerators</b>						
$I_{PULLUPAC}$	Transient boosted pull-up current	Positive transition on SDA, SCL, $V_{CC} = 2.7\text{ V}$ ,	1	8		mA
<b>Input-Output Connection</b>						
$V_{OS}$	Input-output offset voltage	10 k $\Omega$ to $V_{CC}$ on SDA, SCL, $V_{CC} = 3.3\text{ V}$ , <sup>(1)</sup>	0	100	175	mV
$C_{IN}$	Digital input capacitance				10	pF
$V_{OL}$	Output low voltage, input = 0 V	SDA, SCL pins, $I_{SINK} = 3\text{ mA}$ ,	0		0.4	V
$I_I$	Input leakage current	SDA, SCL pins = $V_{CC} = 5.5\text{ V}$			$\pm 5$	$\mu\text{A}$

(1) The connection circuitry always regulates its output to a higher voltage than its input. The magnitude of this offset voltage as a function of the pull-up resistor and  $V_{CC}$  voltage is shown in the [Typical Characteristics](#) section.

## 6.6 Typical Characteristics




Figure 1. Input-Output  $t_{PLH}$  vs Temperature




Figure 2.  $I_{PULLUPAC}$  vs Temperature





Figure 3. Input-output Offset Voltage vs Pull-Up Resistor

## 7 Parameter Measurement Information



$R_L$  = Load resistor

$C_L$  = Load capacitance includes jig and probe capacitance

$R_T$  = Termination resistance should be equal to the output impedance  $Z_0$  of the pulse generators.

Figure 4. Test Circuitry for Switching Times

Parameter Measurement Information (continued)




Figure 5. Timing for  $t_{en}$ ,  $t_{idle(READY)}$ , and  $t_{dis}$




Figure 6.  $t_{stp(READY)}$  That Can Occur After  $t_{en}$




Figure 7.  $t_{stp(READY)}$  That Can Occur After  $t_{en}$  and  $t_{idle(READY)}$

## 8 Detailed Description


### 8.1 Overview

The TCA4311A is a bidirectional I<sup>2</sup>C buffer optimized for hot-swap applications. The device supports I/O card insertion into a live backplane operating in Standard-Mode (100 kHz) or Fast-Mode (400 kHz). Initially, there is no connection between SCLIN and SCLOUT or between SDAIN and SDAOUT. Upon connection, the TCA4311A provides bidirectional buffering, keeping the card and backplane capacitances isolated from each other.

A pre-charge voltage on all SCL and SDA pins prevents the TCA4311A from disrupting I<sup>2</sup>C bus communication during insertion. Bus idle detection determines that there is no communication on the I<sup>2</sup>C line when the connection from –IN to –OUT is made. Once the connection is made, the READY pin will output a logic high signal. If the I<sup>2</sup>C bus will be inactive for extended periods of time, the TCA4311A can be put in shutdown mode by setting the EN pin to a logic low state. The TCA4311A resumes normal operation when EN is in a logic high state.

As with all I<sup>2</sup>C buffers, the TCA4311A requires pull-up resistors on all SCL and SDA pins due to the open-drain output circuitry. However, the integration of rise time accelerators allowed the use of weaker pull-up resistors than would normally be required.

### 8.2 Functional Block Diagram





## 8.3 Feature Description

### 8.3.1 Rise-Time Accelerators

Once connection has been established, rise-time accelerator circuits on all four SDA and SCL pins are activated. These allow the user to choose weaker DC pull-up currents on the bus, reducing power consumption while still meeting system rise-time requirements. During positive bus transitions, the TCA4311A switches in 2 mA (typical) of current to quickly slew the SDA and SCL lines once their DC voltages exceed 0.6 V. Using a general rule of 20 pF of capacitance for every device on the bus (10 pF for the device and 10 pF for interconnect), choose a pull-up current so that the bus will rise on its own at a rate of at least 1.25 V/ $\mu$ s to specify activation of the accelerators.

For example, assume an SMBus system with  $V_{CC} = 3$  V, a 10-k $\Omega$  pull-up resistor and equivalent bus capacitance of 200 pF. The rise-time of an SMBus system is calculated from  $(V_{IL(MAX)} - 0.15$  V) to  $(V_{IH(MIN)} + 0.15$  V), or 0.65 V to 2.25 V. It takes an RC circuit 0.92 time constants to traverse this voltage for a 3 V supply; in this case,  $0.92 \times (10$  k $\Omega \times 200$  pF) = 1.84  $\mu$ s. Thus, the system exceeds the maximum allowed rise-time of 1  $\mu$ s by 84%. However, using the rise-time accelerators, which are activated at a DC threshold of below 0.65 V, the worst-case rise-time is:  $(2.25$  V – 0.65 V)  $\times$  200 pF/1 mA = 320 ns, which meets the 1  $\mu$ s rise-time requirement.

### 8.3.2 READY Digital Output

This pin provides a digital flag which is low when either EN is low or the start-up sequence described earlier in this section has not been completed. READY goes high when EN is high and start-up is complete. The pin is driven by an open drain pull-down capable of sinking 3 mA while holding 0.4 V on the pin. Connect a resistor of 10 k $\Omega$  to  $V_{CC}$  to provide the pull-up.

### 8.3.3 EN Low Current Disable

Grounding the EN pin disconnects the backplane side from the card side, disables the rise-time accelerators, drives READY low, disables the bus pre-charge circuitry and puts the part in a near-zero current state. When the pin voltage is driven all the way to  $V_{CC}$ , the part waits for data transactions on both the backplane and card sides to be complete (as described in the Start-Up section) before reconnecting the two sides.

## 8.4 Device Functional Modes

### 8.4.1 Start-Up

When the TCA4311A first receives power on its  $V_{CC}$  pin, either during power-up or during live insertion, it starts in an undervoltage lockout (UVLO) state, ignoring any activity on the SDA and SCL pins until  $V_{CC}$  rises above 2.5 V.

During this time, the 1 V pre-charge circuitry is also active and forces 1 V through 100-k $\Omega$  nominal resistors to the SDA and SCL pins. Because the I/O card is being plugged into a live backplane, the voltage on the backplane SDA and SCL busses may be anywhere between 0 V and  $V_{CC}$ . Pre-charging the SCL and SDA pins to 1 V minimizes the worst-case voltage differential these pins will see at the moment of connection, therefore minimizing the amount of disturbance caused by the I/O card.

Once the TCA4311A comes out of UVLO, it assumes that SDAIN and SCLIN have been inserted into a live system and that SDAOUT and SCLOUT are being powered up at the same time as itself. Therefore, it looks for either a stop bit or bus idle condition on the backplane side to indicate the completion of a data transaction. When either one occurs, the part also verifies that both the SDAOUT and SCLOUT voltages are high. When all of these conditions are met, the input-to-output connection circuitry is activated, joining the SDA and SCL busses on the I/O card with those on the backplane, and the rise time accelerators are enabled.

## Device Functional Modes (continued)

### 8.4.2 Connection Circuitry

Once the connection circuitry is activated, the functionality of the SDAIN and SDAOUT pins is identical. A low forced on either pin at any time results in both pin voltages being low. For proper operation, logic low input voltages should be no higher than 0.4 V with respect to the ground pin voltage of the TCA4311A. SDAIN and SDAOUT enter a logic high state only when all devices on both SDAIN and SDAOUT release high. The same is true for SCLIN and SCLOUT. This important feature ensures that clock stretching, clock synchronization, arbitration and the acknowledge protocol always work, regardless of how the devices in the system are tied to the TCA4311A.

Another key feature of the connection circuitry is that it provides bidirectional buffering, keeping the backplane and card capacitances isolated. Because of this isolation, the waveforms on the backplane busses look slightly different than the corresponding card bus waveforms, as described here.

### 8.4.3 Missing ACK Event

#### Description

When the slave (or master) device sends an ACK bit, a logic low on SDA during the 9<sup>th</sup> clock cycle, the slave (or master) may pull the SDA line low while the rise time accelerators are engaged and the master (or slave) side stays high. The rise time accelerators are engaged when the voltage is above 0.6 V (typical) and the slew rate is above 1.25 V/us. In [Figure 8](#), SDAOUT is a slave attempting to send an ACK bit. SDAOUT pulls to a logic low, but the ACK is not transferred to the other side and SDAIN remains high unexpectedly. The timing window in which this occurs has been approximated to 1 nanosecond and can vary with the loading on the bus.




Figure 8. Missing ACK

#### 8.4.3.1 System Impact

The ACK bit is not transferred through the TCA4311A, and the slave or master device interprets the result as a NACK.

#### 8.4.3.2 System Workaround

Changing the bus load on the master or slave side to either a larger value pull up resistor or adding bus capacitance can help to slow down the rise time accelerators from engaging. If adding capacitance, care should be taken to not overload the capacitance above the allowed limit specified by I2C standard.

## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TCA4311A was designed for applications in which a portion of a communication bus contained on an I/O card or add-on card, is inserted into a live backplane where the main communication bus is already active, which is known as hot-swapping. The two types of communication buses supported by the TCA4311A are I<sup>2</sup>C and SMBus. System management for PCI cards is an application of the SMBus protocol, which adds on to the electrical specifications and hardware addressing protocol of I<sup>2</sup>C with second-level software for building special systems that may include dynamic addressing. The following application schematics and descriptions give examples of a typical application of the TCA4311A (Figure 9), a CompactPCI™ system configuration (Figure 12), a PCI system configuration (Figure 13), repeater or bus-extender application (Figure 14), and a system with disparate voltage supplies (Figure 15).

### 9.2 Typical Application




Figure 9. Application Schematic

#### 9.2.1 Design Requirements

##### 9.2.1.1 Input to Output Offset Voltage

When a logic low voltage,  $V_{LOW1}$ , is driven on any of the TCA4311A's data or clock pins, the TCA4311A regulates the voltage on the other side of the chip (call it  $V_{LOW2}$ ) to a slightly higher voltage, as directed by the following equation:

$$V_{LOW2} = V_{LOW1} + 75 \text{ mV} + (V_{CC}/R) \times 100 \quad (1)$$

where R is the bus pull-up resistance in ohms ( $\Omega$ ). For example, if a device is forcing SDAOUT to 10 mV where  $V_{CC} = 3.3 \text{ V}$  and the pull-up resistor R on SDAIN is 10 k $\Omega$ , then the voltage on SDAIN =  $10 + 75 + (3.3/10000) \times 100 = 118 \text{ mV}$ . See the *Typical Characteristics* section for curves showing the offset voltage as a function of  $V_{CC}$  and R.

## Typical Application (continued)

### 9.2.1.2 Propagation Delays

During a rising edge, the rise-time on each side is determined by the combined pull-up current of the TCA4311A boost current and the bus resistor and the equivalent capacitance on the line. If the pull-up currents are the same, a difference in rise-time occurs which is directly proportional to the difference in capacitance between the two sides. This effect is displayed in Figure 10 for  $V_{CC} = 3.3\text{ V}$  and a 10-k $\Omega$  pull-up resistor on each side (50 pF on one side and 150 pF on the other). Since the output side has less capacitance than the input, it rises faster and the effective  $t_{PLH}$  is negative.

There is a finite propagation delay,  $t_{PHL}$ , through the connection circuitry for falling waveforms. Figure 11 shows the falling edge waveforms for the same  $V_{CC}$ , pull-up resistors and equivalent capacitance conditions as used in Figure 10. An external NMOS device pulls down the voltage on the side with 150 pF capacitance; the TCA4311A pulls down the voltage on the opposite side, with a delay of 55 ns. This delay is always positive and is a function of supply voltage, temperature and the pull-up resistors and equivalent bus capacitances on both sides of the bus. The *Typical Characteristics* section shows  $t_{PHL}$  as a function of temperature and voltage for 10-k $\Omega$  pull-up resistors and 100 pF equivalent capacitance on both sides of the part. By comparison with Figure 11, the  $V_{CC} = 3.3\text{ V}$  curve shows that increasing the capacitance from 50 pF to 100 pF results in a  $t_{PHL}$  increase from 55 ns to 75 ns. Larger output capacitances translate to longer delays (up to 150 ns). Users must quantify the difference in propagation times for a rising edge versus a falling edge in their systems and adjust setup and hold times accordingly.

## 9.2.2 Detailed Design Procedure

### 9.2.2.1 Resistor Pull-Up Value Selection


The system pull-up resistors must be strong enough to provide a positive slew rate of 1.25 V/ $\mu\text{s}$  on the SDA and SCL pins, in order to activate the boost pull-up currents during rising edges. Choose maximum resistor value R using the formula:

$$R \leq (V_{CC(MIN)} - 0.6) (800,000) / C \tag{2}$$

where R is the pull-up resistor value in ohms,  $V_{CC(MIN)}$  is the minimum  $V_{CC}$  voltage and C is the equivalent bus capacitance in picofarads (pF).

In addition, regardless of the bus capacitance, always choose  $R \leq 16\text{ k}\Omega$  for  $V_{CC} = 5.5\text{ V}$  maximum,  $R \leq 24\text{ k}\Omega$  for  $V_{CC} = 3.6\text{ V}$  maximum. The start-up circuitry requires logic high voltages on SDAOUT and SCLOUT to connect the backplane to the card, and these pull-up values are needed to overcome the pre-charge voltage.

### 9.2.3 Application Curves



## Typical Application (continued)

### 9.2.4 Live Insertion and Capacitance Buffering CompactPCI™ Application

Figure 12 through Figure 13 illustrate the usage of the TCA4311A in applications that take advantage of both its hot swap controlling and capacitance buffering features. In all of these applications, note that if the I/O cards were plugged directly into the backplane, all of the backplane and card capacitances would add directly together, making rise- and fall-time requirements difficult to meet. Placing a TCA4311A on the edge of each card, however, isolates the card capacitance from the backplane. For a given I/O card, the TCA4311A drives the capacitance of everything on the card and the backplane must drive only the capacitance of the TCA4311A, which is less than 10 pF.

Figure 12 shows the TCA4311A in a CompactPCI™ configuration. Connect  $V_{CC}$  and EN to the output of one of the CompactPCI™ power supply Hot Swap circuits. Use a pull-up resistor to EN for a card side enable/disable.

$V_{CC}$  is monitored by a filtered UVLO circuit. With the  $V_{CC}$  voltage powering up after all other pins have established connection, the UVLO circuit ensures that the backplane and card data and clock busses are not connected until the transients associated with live insertion have settled. Owing to their small capacitance, the SDAIN and SCLIN pins cause minimal disturbance on the backplane busses when they make contact with the connector.




Figure 12. Inserting Multiple I/O Cards into a Live Backplane Using the TCA4311A in a CompactPCI System

#### 9.2.4.1 Design Requirements

Refer to [Design Requirements](#).

#### 9.2.4.2 Detailed Design Procedure

Refer to [Detailed Design Procedure](#).

#### 9.2.4.3 Application Curves

Refer to [Application Curves](#).

## Typical Application (continued)

### 9.2.5 Live Insertion and Capacitance Buffering PCI Application

Figure 13 shows the TCA4311A in a PCI application, where all of the pins have the same length. In this case, connect an RC series circuit on the I/O card between  $V_{CC}$  and EN. An RC product of 10 ms provides a filter to prevent the TCA4311A from becoming activated until the transients associated with live insertion have settled.




Figure 13. Inserting Multiple I/O Cards into a Live Backplane Using the TCA4311A in a PCI System Schematic

#### 9.2.5.1 Design Requirements

Refer to [Design Requirements](#).

#### 9.2.5.2 Detailed Design Procedure

Refer to [Detailed Design Procedure](#).

#### 9.2.5.3 Application Curves

Refer to [Application Curves](#).

## Typical Application (continued)

### 9.2.6 Repeater/Bus Extender Application

Users who wish to connect two 2-wire systems separated by a distance can do so by connecting two TCA4311A back-to-back, as shown in Figure 14. The I<sup>2</sup>C specification allows for 400 pF maximum bus capacitance, severely limiting the length of the bus. The SMBus specification places no restriction on bus capacitance, but the limited impedances of devices connected to the bus require systems to remain small if rise- and fall-time specifications are to be met. The strong pull-up and pull-down impedances of the TCA4311A are capable of meeting rise- and fall-time specifications for one nano-Farad of capacitance, thus allowing much more interconnect distance. In this situation, the differential ground voltage between the two systems may limit the allowed distance, because a valid logic low voltage with respect to the ground at one end of the system may violate the allowed V<sub>OL</sub> specification with respect to the ground at the other end. In addition, the connection circuitry offset voltages of the back-to-back TCA4311A add together, directly contributing to the same problem.




Figure 14. Repeater/Bus Extender Schematic

#### 9.2.6.1 Design Requirements

Refer to [Design Requirements](#).

#### 9.2.6.2 Detailed Design Procedure

Refer to [Detailed Design Procedure](#).


#### 9.2.6.3 Application Curves

Refer to [Application Curves](#).

## Typical Application (continued)

### 9.2.7 Systems With Disparate Supply Voltages

In large 2-wire systems, the  $V_{CC}$  voltages seen by devices at various points in the system can differ by a few hundred millivolts or more. This situation is well modeled by a series resistor in the  $V_{CC}$  line, as shown in Figure 15. For proper operation of the TCA4311A, make sure that  $V_{CC(BUS)} \geq V_{CC(TCA4311A)} - 0.5\text{ V}$ .



**Figure 15. System With Disparate  $V_{CC}$  Voltages Schematic**

#### 9.2.7.1 Design Requirements

Refer to [Design Requirements](#).

#### 9.2.7.2 Detailed Design Procedure

Refer to [Detailed Design Procedure](#).

#### 9.2.7.3 Application Curves

Refer to [Application Curves](#).



## 10 Power Supply Recommendations

In order for the pre-charge circuitry to dampen the effect of hot-swap insertion of the TCA4311A into an active I<sup>2</sup>C bus, V<sub>CC</sub> must be applied before the SCL and SDA pins make contact to the main I<sup>2</sup>C bus. This is essential when the TCA4311A is placed on the add-on card circuit board, as in [Figure 12](#). Although the pre-charge circuitry exists on both the -IN and -OUT side, the example in [Figure 12](#) shows SCLIN and SDAIN connecting to the main bus. The supply voltage to V<sub>CC</sub> can be applied early by ensuring that the VCC and GND pin contacts are physically longer than the contacts for the SCLIN and SDAIN pins. If a voltage supervisor will also be used to control the voltage supply on the add-on card, additional delay will exist before the 1 V pre-charge voltage is present on the SCL and SDA pins.

## 11 Layout

### 11.1 Layout Guidelines

For printed circuit board (PCB) layout of the TCA4311A, common PCB layout practices should be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I<sup>2</sup>C signal speeds.

In all PCB layouts, it is a best practice to avoid right angles in signal traces, to fan out signal traces away from each other upon leaving the vicinity of an integrated circuit (IC), and to use thicker trace widths to carry higher amounts of current that commonly pass through power and ground traces. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple. These capacitors should be placed as close to the TCA4311A as possible. These best practices are shown in [Figure 16](#).

The layout example provided in [Figure 16](#) shows a 4 layer board, which is preferable for boards with higher density signal routing. On a 4 layer PCB, it is common to route signals on the top and bottom layer, dedicate one internal layer to a ground plane, and dedicate the other internal layer to a power plane. In a board layout using planes or split planes for power and ground, vias are placed directly next to the surface mount component pad which needs to attach to V<sub>CC</sub> or GND and the via is connected electrically to the internal layer or the other side of the board. Vias are also used when a signal trace needs to be routed to the opposite side of the board, shown in [Figure 16](#) for the V<sub>CC</sub> side of the resistor connected to the EN pin; however, this routing and via is not necessary if V<sub>CC</sub> and GND are both full planes as opposed to the partial planes depicted.

### 11.2 Layout Example




Figure 16. Package Layout

## 12 デバイスおよびドキュメントのサポート

### 12.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com)のデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 12.2 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™オンライン・コミュニティ** *TIのE2E (Engineer-to-Engineer) コミュニティ*。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

**設計サポート** *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

### 12.3 商標

E2E is a trademark of Texas Instruments.

CompactPCI is a trademark of PCI Industrial Computer Manufacturers Group.

All other trademarks are the property of their respective owners.

### 12.4 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

### 12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TCA4311ADGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(6KA, 6KF, 6KS, 6KU) (6K6, 6KE)	<a href="#">Samples</a>
TCA4311ADR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PR311A	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA4311ADGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TCA4311ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA4311ADGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TCA4311ADR	SOIC	D	8	2500	356.0	356.0	35.0



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed  $.006$  [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.



# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

# DGK0008A



# PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4214862/A 04/2023

**NOTES:**

PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

# EXAMPLE BOARD LAYOUT

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

# EXAMPLE STENCIL DESIGN

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ（データシートを含みます）、設計リソース（リファレンス・デザインを含みます）、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated