

SNx5176B 差動バス・トランシーバ

1 特長

- 双方向トランシーバ
- ANSI 規格 TIA/EIA-422-B および TIA/EIA-485-A と ITU 勧告 V.11 および X.27 の要件に適合
- ノイズの多い環境の、長いバス・ラインでのマルチポイントの伝送用に設計
- 3 ステートのドライバ / レシーバ出力
- 個別のドライバ / レシーバ・イネーブル
- 広い正および負の入力 / 出力バス電圧範囲
- $\pm 60\text{mA}$ の最大ドライバ出力能力
- サーマル・シャットダウン保護機能
- ドライバの正 / 負電流制限
- $12\text{k}\Omega$ のレシーバ最小入力インピーダンス
- $\pm 200\text{mV}$ のレシーバ入力感度
- 50mV (標準値) のレシーバ入力ヒステリシス
- 5V 単一電源で動作

2 アプリケーション

- 化学およびガス・センサ
- デジタル・サイネージ
- HMI (ヒューマン・マシン・インターフェイス)
- モータ制御: AC 誘導、ブラシ付き / ブラシレス DC、低電圧 / 高電圧、ステッピング・モータ、永久磁石
- TETRA ベース・ステーション
- テレコム・タワー: リモート電動チルト・ユニット (RET)、タワー・マウント・アンプ (TMA)
- 重量計
- ワイヤレス・リピータ

3 概要

SN65176B および SN75176B 差動バス・トランシーバは、マルチポイント・バス伝送線路での双方向データ通信を目的として設計されています。これらのデバイスは平衡伝送線路用に設計されており、ANSI 規格 TIA/EIA-422-B および TIA/EIA-485-A、ITU 勧告 V.11 および X.27 に適合しています。


SN65176B および SN75176B デバイスは、3 ステート差動ライン・ドライバと差動入力ライン・レシーバを統合しており、どちらも 5V 単一電源で動作します。ドライバとレシーバはそれぞれアクティブ HIGH、アクティブ LOW のイネーブルを備えており、それらのイネーブルを外部で互いに接続することで、方向制御として機能させることができます。ドライバの差動出力とレシーバの差動入力、差動入力 (I/O) バス・ポートを構成するように内部で接続されています。これらのポートは、ドライバがディセーブルされている場合、または $V_{CC} = 0$ の場合、バスへの負荷を最小化するように設計されています。これらのポートは広い正負の同相電圧範囲を持っているため、本デバイスはパーティライン・アプリケーションに適しています。

ドライバは、最大 60mA のシンクまたはソース電流に対応するように設計されています。ドライバは、ライン・フォルト状態からの保護のために正と負の電流制限とサーマル・シャットダウンを備えています。サーマル・シャットダウンは、約 150°C の接合部温度でトリガされるように設計されています。レシーバの最小入力インピーダンスは $12\text{k}\Omega$ 、入力感度は $\pm 200\text{mV}$ 、入力ヒステリシスは 50mV (標準値) です。

製品情報

部品番号	パッケージ (ピン) ⁽¹⁾	本体サイズ (公称)
SNx5176	SOIC (8)	4.90mm × 3.91mm
	PDIP (8)	9.81mm × 6.35mm
	SOP (8)	6.20mm × 5.30mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。



概略回路図



Table of Contents

1 特長.....	1	7.3 Feature Description.....	12
2 アプリケーション.....	1	7.4 Device Functional Modes.....	13
3 概要.....	1	8 Application and Implementation.....	14
4 Revision History.....	2	8.1 Application Information.....	14
5 Pin Configuration and Functions.....	3	8.2 Typical Application.....	14
6 Specifications.....	4	8.3 System Examples.....	15
6.1 Absolute Maximum Ratings.....	4	9 Power Supply Recommendations.....	16
6.2 Recommended Operating Conditions.....	4	10 Layout.....	16
6.3 Thermal Information.....	4	10.1 Layout Guidelines.....	16
6.4 Electrical Characteristics – Driver.....	5	10.2 Layout Example.....	16
6.5 Electrical Characteristics – Receiver.....	6	11 Device and Documentation Support.....	17
6.6 Switching Characteristics – Driver.....	6	11.1 Related Links.....	17
6.7 Switching Characteristics – Receiver.....	6	11.2 Trademarks.....	17
6.8 Typical Characteristics.....	7	11.3 静電気放電に関する注意事項.....	17
Parameter Measurement Information.....	9	11.4 用語集.....	17
7 Detailed Description.....	12	12 Mechanical, Packaging, and Orderable Information.....	17
7.1 Overview.....	12		
7.2 Functional Block Diagram.....	12		

4 Revision History

Changes from Revision G (July 2021) to Revision H (December 2021) Page

- Changed ψ_{JT} From 78.8 to 8.8 for the D package in the *Thermal Information* table..... 4

Changes from Revision F (January 2015) to Revision G (July 2021) Page

- Changed the *Thermal Information* table..... 4
- Changed the V_O Output voltage MAX value from: 6 V to: V_{CC} in the *Electrical Characteristics – Driver* 5
- Changed the V_{ODI} Differential output voltage MAX value from: 6 V to: V_{CC} in the *Electrical Characteristics – Driver* 5

Changes from Revision E (January 2014) to Revision F (January 2015) Page

- 「アプリケーション」セクション、「製品情報」表、「端子機能」表、「ESD 定格」表、「熱に関する情報」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加..... 1
- Moved *Typical Characteristics* inside of the *Specifications* section..... 7

Changes from Revision D (April 2003) to Revision E (January 2014) Page

- 新しい TI データシート・フォーマットにドキュメントを更新 - 仕様変更なし..... 1
- 「注文情報」表を削除..... 1

5 Pin Configuration and Functions




图 5-1. Top View

表 5-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
R	1	O	Logic Data Output from RS-485 Receiver
RE	2	I	Receive Enable (active low)
DE	3	I	Driver Enable (active high)
D	4	I	Logic Data Input to RS-485 Driver
GND	5	—	Device Ground Pin
A	6	I/O	RS-422 or RS-485 Data Line
B	7	I/O	RS-422 or RS-485 Data Line
V _{CC}	8	—	Power Input. Connect to 5-V Power Source.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾		7	V
	Voltage range at any bus terminal	-10	15	V
V _I	Enable input voltage		5.5	V
T _J	Operating virtual junction temperature		150	°C
T _{stg}	Storage temperature range	-65	150	°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		260	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under [セクション 6.2](#) is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.

6.2 Recommended Operating Conditions

		MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage	4.75	5	5.25	V
V _I or V _{IC}	Voltage at any bus terminal (separately or common mode)	-7		12	V
V _{IH}	High-level input voltage	D, DE, and RE	2		V
V _{IL}	Low-level input voltage	D, DE, and RE		0.8	V
V _{ID}	Differential input voltage ⁽¹⁾			±12	V
I _{OH}	High-level output current	Driver		-60	mA
		Receiver		-400	µA
I _{OL}	Low-level output current	Driver		60	mA
		Receiver		8	
T _A	Operating free-air temperature	SN65176B	-40	105	°C
		SN75176B	0	70	

- (1) Differential input/output bus voltage is measured at the non-inverting terminal A, with respect to the inverting terminal B.

6.3 Thermal Information

THERMAL METRIC ⁽¹⁾	SNx5176			UNIT	
	D (SOIC)	PS (SO)	P (PDIP)		
	8 PINS				
R _{θJA}	Junction-to-ambient thermal resistance	114.4	113.2	88.1	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	55.1	57.9	65.9	°C/W
R _{θJB}	Junction-to-board thermal resistance	61.6	69.0	69.0	°C/W
ψ _{JT}	Junction-to-top characterization parameter	8.8	14.6	35.2	°C/W
ψ _{JB}	Junction-to-board characterization parameter	60.8	68.1	64.3	°C/W

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report ([SPRA953](#)).

6.4 Electrical Characteristics – Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS ⁽¹⁾	MIN	TYP ⁽²⁾	MAX	UNIT
V _{IK}	Input clamp voltage	I _I = –18 mA			–1.5	V
V _O	Output voltage	I _O = 0	0		V _{CC}	V
V _{OD1}	Differential output voltage	I _O = 0	1.5	3.6	V _{CC}	V
V _{OD2}	Differential output voltage	R _L = 100 Ω, see 7-1	½ V _{OD1} or 2 ⁽⁴⁾			V
		R _L = 54 Ω, see 7-1	1.5	2.5	5	
V _{OD3}	Differential output voltage	See ⁽⁵⁾	1.5		5	V
Δ V _{OD}	Change in magnitude of differential output voltage ⁽³⁾	R _L = 54 Ω or 100 Ω, see 7-1			±0.2	V
V _{OC}	Common-mode output voltage	R _L = 54 Ω or 100 Ω, see 7-1	–1		+3	V
Δ V _{OC}	Change in magnitude of common-mode output voltage ⁽³⁾	R _L = 54 Ω or 100 Ω, see 7-1			±0.2	V
I _O	Output current	Output disabled ⁽⁶⁾	V _O = 12 V		1	mA
			V _O = –7 V		–0.8	
I _{IH}	High-level input current	V _I = 2.4 V			20	μA
I _{IL}	Low-level input current	V _I = 0.4 V			–400	μA
I _{OS}	Short-circuit output current	V _O = –7 V			–250	mA
		V _O = 0			–150	
		V _O = V _{CC}			250	
		V _O = 12 V			250	
I _{CC}	Supply current (total package)	No load	Outputs enabled	42	70	mA
			Outputs disabled	26	35	

- (1) The power-off measurement in ANSI Standard TIA/EIA-422-B applies to disabled outputs only and is not applied to combined inputs and outputs.
- (2) All typical values are at V_{CC} = 5 V and T_A = 25°C.
- (3) Δ|V_{OD}| and Δ|V_{OC}| are the changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input is changed from a high level to a low level.
- (4) The minimum V_{OD2} with a 100-Ω load is either ½ V_{OD1} or 2 V, whichever is greater.
- (5) See ANSI Standard TIA/EIA-485-A, Figure 3.5, Test Termination Measurement 2.
- (6) This applies for both power on and off; refer to ANSI Standard TIA/EIA-485-A for exact conditions. The TIA/EIA-422-B limit does not apply for a combined driver and receiver terminal.

6.5 Electrical Characteristics – Receiver

over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT	
V _{IT+}	Positive-going input threshold voltage	V _O = 2.7 V, I _O = –0.4 mA			0.2	V	
V _{IT–}	Negative-going input threshold voltage	V _O = 0.5 V, I _O = 8 mA	–0.2 ⁽²⁾			V	
V _{hys}	Input hysteresis voltage (V _{IT+} – V _{IT–})			50		mV	
V _{IK}	Enable Input clamp voltage	I _I = –18 mA			–1.5	V	
V _{OH}	High-level output voltage	V _{ID} = 200 mV, I _{OH} = –400 μA, see 7-2	2.7			V	
V _{OL}	Low-level output voltage	V _{ID} = –200 mV, I _{OL} = 8 mA, see 7-2			0.45	V	
I _{OZ}	High-impedance-state output current	V _O = 0.4 V to 2.4 V			±20	μA	
I _I	Line input current	Other input = 0 V ⁽³⁾		V _I = 12 V	1	mA	
				V _I = –7 V	–0.8		
I _{IH}	High-level enable input current	V _{IH} = 2.7 V			20	μA	
I _{IL}	Low-level enable input current	V _{IL} = 0.4 V			–100	μA	
r _I	Input resistance	V _I = 12 V	12			kΩ	
I _{OS}	Short-circuit output current		–15		–85	mA	
I _{CC}	Supply current (total package)	No load		Outputs enabled	42	55	mA
				Outputs disabled	26	35	

(1) All typical values are at V_{CC} = 5 V, T_A = 25°C.

(2) The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

(3) This applies for both power on and power off. Refer to EIA Standard TIA/EIA-485-A for exact conditions.

6.6 Switching Characteristics – Driver

V_{CC} = 5 V, R_L = 110 Ω, T_A = 25°C (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{d(OD)}	Differential-output delay time	R _L = 54 Ω, see 7-3		15	22	ns
t _{t(OD)}	Differential-output transition time	R _L = 54 Ω, see 7-3		20	30	ns
t _{PZH}	Output enable time to high level	See 7-4		85	120	ns
t _{PZL}	Output enable time to low level	See 7-5		40	60	ns
t _{PHZ}	Output disable time from high level	See 7-4		150	250	ns
t _{PLZ}	Output disable time from low level	See 7-5		20	30	ns

6.7 Switching Characteristics – Receiver


V_{CC} = 5 V, C_L = 15 pF, T_A = 25°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low- to high-level output	V _{ID} = 0 to 3 V, see 7-6		21	35	ns
t _{PHL}	Propagation delay time, high- to low-level output			23	35	
t _{PZH}	Output enable time to high level	See 7-7		10	20	ns
t _{PZL}	Output enable time to low level			12	20	
t _{PHZ}	Output disable time from high level	See 7-7		20	35	ns
t _{PLZ}	Output disable time from low level			17	25	


6.8 Typical Characteristics




6-1. Driver High-Level Output Voltage vs High-Level Output Current




6-2. Driver Low-Level Output Voltage vs Low-Level Output Current



6-3. Driver Differential Output Voltage vs Output Current




6-4. Receiver High-Level Output Voltage vs High-Level Output Current




Only the 0°C to 70°C portion of the curve applies to the SN75176B device.

6-5. Receiver High-Level Output Voltage vs Free-Air Temperature




6-6. Receiver Low-Level Output Voltage vs Low-Level Output Current


6.8 Typical Characteristics (continued)



6-7. Receiver Low-Level Output Voltage vs Free-Air Temperature



6-8. Receiver Output Voltage vs Enable Voltage



6-9. Receiver Output Voltage vs Enable Voltage

Parameter Measurement Information




FIG 7-1. Driver V_{OD} and V_{OC}






FIG 7-2. Receiver V_{OH} and V_{OL}




TEST CIRCUIT




VOLTAGE WAVEFORMS

- A. C_L includes probe and jig capacitance.
B. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_0 = 50 \Omega$.

FIG 7-3. Driver Test Circuit and Voltage Waveforms




TEST CIRCUIT




VOLTAGE WAVEFORMS

- A. C_L includes probe and jig capacitance.
B. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_0 = 50 \Omega$.

FIG 7-4. Driver Test Circuit and Voltage Waveforms




TEST CIRCUIT




VOLTAGE WAVEFORMS

- A. C_L includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_O = 50 \Omega$.

7-5. Driver Test Circuit and Voltage Waveforms





TEST CIRCUIT



VOLTAGE WAVEFORMS

- A. C_L includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_O = 50 \Omega$.

7-6. Receiver Test Circuit and Voltage Waveforms



VOLTAGE WAVEFORMS

- A. C_L includes probe and jig capacitance.
 B. The input pulse is supplied by a generator having the following characteristics: $PRR \leq 1$ MHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_O = 50$ Ω.

7-7. Receiver Test Circuit and Voltage Waveforms

7 Detailed Description

7.1 Overview


The SN65176B and SN75176B differential bus transceivers are integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet ANSI Standards TIA/EIA-422-B and TIA/EIA-485-A and ITU Recommendations V.11 and X.27.

The SN65176B and SN75176B devices combine a 3-state differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be connected together externally to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or $V_{CC} = 0$. These ports feature wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications.

The driver is designed for up to 60 mA of sink or source current. The driver features positive and negative current limiting and thermal shutdown for protection from line-fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150°C. The receiver features a minimum input impedance of 12 k Ω , an input sensitivity of ± 200 mV, and a typical input hysteresis of 50 mV.

The SN65176B and SN75176B devices can be used in transmission-line applications employing the SN75172 and SN75174 quadruple differential line drivers and SN75173 and SN75175 quadruple differential line receivers.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Driver

The driver converts a TTL logic signal level to RS-422 and RS-485 compliant differential output. The TTL logic input, DE pin, can be used to turn the driver on and off.

表 7-1. Driver Function Table⁽¹⁾

INPUT D	ENABLE DE	DIFFERENTIAL OUTPUTS	
		A	B
H	H	H	L
L	H	L	H
X	L	Z	Z

- (1) H = high level,
L = low level,
X = irrelevant,
Z = high impedance (off)

7.3.2 Receiver

The receiver converts a RS-422 or RS-485 differential input voltage to a TTL logic level output. The TTL logic input, \overline{RE} pin, can be used to turn the receiver logic output on and off.

表 7-2. Receiver Function Table⁽¹⁾

DIFFERENTIAL INPUTS A-B	ENABLE RE	OUTPUT R
$V_{ID} \geq 0.2\text{ V}$	L	H
$-0.2\text{ V} < V_{ID} < 0.2\text{ V}$	L	U
$V_{ID} \leq -0.2\text{ V}$	L	L
X	H	Z
Open	L	U

- (1) H = high level,
L = low level,
U = unknown,
Z = high impedance (off)

7.4 Device Functional Modes

7.4.1 Device Powered

Both the driver and receiver can be individually enabled or disabled in any combination. DE and \overline{RE} can be connected together for a single port direction control bit.

7.4.2 Device Unpowered

The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or $V_{CC} = 0$.

7.4.3 Symbol Cross Reference

表 7-3. Symbol Equivalents

DATA SHEET PARAMETER	TIA/EIA-422-B	TIA/EIA-485-A
V_O	V_{oa}, V_{ob}	V_{oa}, V_{ob}
$ V_{OD1} $	V_o	V_o
$ V_{OD2} $	$V_t @_{L} = 100\ \Omega$	$V_t @_{L} = 54\ \Omega$
$ V_{OD3} $		V_t (test termination measurement 2)
$\Delta V_{OD} $	$ V_t - \overline{V}_t $	$ V_t - \overline{V}_t $
V_{OC}	$ V_{os} $	$ V_{os} $
$\Delta V_{OC} $	$ V_{os} - \overline{V}_{os} $	$ V_{os} - \overline{V}_{os} $
I_{OS}	$ I_{sa} , I_{sb} $	
I_O	$ I_{xa} , I_{xb} $	I_{ia}, I_{ib}

8 Application and Implementation


Note

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。また、お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The device can be used in RS-485 and RS-422 physical layer communications.

8.2 Typical Application



The line should be terminated at both ends in its characteristic impedance ($R_T = Z_0$). Stub lengths off the main line should be kept as short as possible.

図 8-1. Typical RS-485 Application Circuit


8.2.1 Design Requirements

- 5-V power source
- RS-485 bus operating at 10 Mbps or less
- Connector that ensures the correct polarity for port pins
- External fail safe implementation

8.2.2 Detailed Design Procedure


- Place the device close to bus connector to keep traces (stub) short to prevent adding reflections to the bus line
- If desired, add external fail-safe biasing to ensure +200 mV on the A-B port.


8.2.3 Application Curves




8-2. Eye Diagram for 10-Mbits/s over 100 feet of standard CAT-5E cable 120-Ω Termination at both ends. Scale is 1 V per division and 25 nS per division

8.3 System Examples




8-3. Schematics of Inputs and Outputs

9 Power Supply Recommendations


Power supply should be 5 V with a tolerance less than 10%

10 Layout

10.1 Layout Guidelines

Traces from device pins A and B to connector must be short and capable of 250 mA maximum current.

10.2 Layout Example



10-1. Layout Diagram

11 Device and Documentation Support

11.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

表 11-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN65176B	Click here	Click here	Click here	Click here	Click here
SN75176B	Click here	Click here	Click here	Click here	Click here

11.2 Trademarks

すべての商標は、それぞれの所有者に帰属します。

11.3 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

11.4 用語集

TI 用語集 この用語集には、用語や略語の一覧および定義が記載されています。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65176BD	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 105	65176B	
SN65176BDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	65176B	Samples
SN65176BDRE4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	65176B	Samples
SN65176BDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	65176B	Samples
SN65176BP	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 105	SN65176BP	Samples
SN75176BD	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	0 to 70	75176B	
SN75176BDG4	NRND				75	TBD	Call TI	Call TI	0 to 70		
SN75176BDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75176B	Samples
SN75176BDRE4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75176B	Samples
SN75176BDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75176B	Samples
SN75176BP	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75176BP	Samples
SN75176BPE4	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75176BP	Samples
SN75176BPSR	ACTIVE	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	A176B	Samples
SN75176BPSRG4	ACTIVE	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	A176B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of ≤ 1000 ppm threshold. Antimony trioxide based flame retardants must also meet the ≤ 1000 ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65176BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65176BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65176BDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75176BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75176BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75176BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75176BDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75176BPSR	SO	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN75176BPSR	SO	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65176BDR	SOIC	D	8	2500	353.0	353.0	32.0
SN65176BDR	SOIC	D	8	2500	340.5	338.1	20.6
SN65176BDRG4	SOIC	D	8	2500	356.0	356.0	35.0
SN75176BDR	SOIC	D	8	2500	353.0	353.0	32.0
SN75176BDR	SOIC	D	8	2500	367.0	367.0	35.0
SN75176BDR	SOIC	D	8	2500	340.5	338.1	20.6
SN75176BDRG4	SOIC	D	8	2500	367.0	367.0	35.0
SN75176BPSR	SO	PS	8	2000	367.0	367.0	38.0
SN75176BPSR	SO	PS	8	2000	356.0	356.0	35.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN65176BP	P	PDIP	8	50	506	13.97	11230	4.32
SN75176BP	P	PDIP	8	50	506	13.97	11230	4.32
SN75176BPE4	P	PDIP	8	50	506	13.97	11230	4.32



D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $.006$ [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
 EXPOSED METAL SHOWN
 SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

MECHANICAL DATA

PS (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001 variation BA.

重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated