**PGA849** 

# **INSTRUMENTS**

# PGA849 低ノイズ、広帯域、高精度プログラマブル ゲイン計測アンプ

### 1 特長

- 差動→シングルエンド変換
- 8 つのピン プログラマブル バイナリ ゲイン
  - G(V/V)=1/8、1/4、1/2、1、2、4、8、および16
- "Low" ゲイン誤差ドリフト:±2ppm/℃ (最大値)
- 高速信号処理:
  - 広い帯域幅:10MHz (すべてのゲイン)
  - 高いスルーレート: 35V/µs (G ≥ ½ V/V 時)
  - セトリング タイム:
    - 0.01% まで 700ns、0.0015% まで 950ns
  - 入力段ノイズ: G = 16V/V 時に 8.6nV/√Hz
  - SNR を向上させるフィルタ オプション
- 高低の電源電圧に対して ±40V までの入力過電圧保 護機能
- 入力段電源電圧範囲:
  - シングル電源:8V~36V
  - デュアル電源:±4V~±18V
- 独立した出力電源ピン
- 出力段電源電圧範囲:
  - シングル電源:4.5V~36V
  - デュアル電源:±2.25V~±18V
- 仕様温度範囲:-40℃~+125℃
- 小型パッケージ:3mm × 3mm QFN

## 2 アプリケーション

- ファクトリオートメーション/制御
- アナログ入力モジュール
- データ アクイジション (DAQ)
- 試験および測定機器
- パラメトリック測定ユニット (PMU)

### 3 概要

PGA849 は、差動からシングルエンドへの変換を行う、広 帯域幅で低ノイズのプログラマブル ゲイン計測アンプで す。PGA849 は、3 本のデジタル ゲイン選択ピンを使用し て、0.125V/V の減衰ゲインから最大 16V/V まで、8 つの バイナリゲイン設定を備えています。


PGA849 アーキテクチャは、追加の ADC ドライバを必要 とせずに、最大 1MSPS のサンプリング レートで高分解 能、高精度の A/D コンバータ (ADC) の入力を駆動するよ うに最適化されています。出力段の電源は入力段から分 離され、ADC または下流側のデバイスをオーバードライブ の損傷から保護します。

スーパーベータ入力トランジスタが提供する入力バイアス 電流は非常に低く、それにより入力電流ノイズ密度が 0.3pA/√Hz と非常に低くなるため、PGA849 は、事実上あ らゆる種類のセンサに対応する汎用性の高い選択肢にな っています。低ノイズの電流フィードバック フロントエンド アーキテクチャにより、高周波数でも優れたゲイン平坦性 を実現しているため、PGA849 は、優れた高インピーダン スのセンサ読み出しデバイスとなります。入力ピンに保護 回路が内蔵されており、電源電圧を最大±40V 上回る過 電圧に対処できます。


#### パッケージ情報

部品番号	パッケージ <sup>(1)</sup>	パッケージ サイズ <sup>(2)</sup>
PGA849	RGT (VQFN, 16)	3mm × 3mm

- 詳細については、セクション 11 を参照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



PGA849 のアプリケーション概略図



ゲインと周波数との関係



### **Table of Contents**

	# <del>+</del> □	
1	特長	•••
2	アプリケーション	<i>'</i>
	概要	
4	Device Comparison Table	
	Pin Configuration and Functions	
	Specifications	
	6.1 Absolute Maximum Ratings	
	6.2 ESD Ratings	4
	6.3 Recommended Operating Conditions	4
	6.4 Thermal Information	4
	6.5 Electrical Characteristics	
	6.6 Typical Characteristics	8
7	Detailed Description	. 19
	7.1 Overview	. 19
	7.2 Functional Block Diagram	. 19
	7.3 Feature Description	
	7.4 Device Functional Modes	.22

8 Application and implementation	23
8.1 Application Information	23
8.2 Typical Applications	
8.3 Power Supply Recommendations	
8.4 Layout	28
9 Device and Documentation Support	
9.1 Device Support	30
9.2 Documentation Support	30
9.3ドキュメントの更新通知を受け取る方法	30
9.4 サポート・リソース	30
9.5 Trademarks	30
9.6 静電気放電に関する注意事項	31
9.7 用語集	31
10 Revision History	31
11 Mechanical, Packaging, and Orderable	
Information	31

# **4 Device Comparison Table**

DEVICE	OUTPUT TYPE	GAIN (V/V)	BANDWIDTH (MHz)	SLEW RATE (V/ µS)	NOISE (nV/rtHz)
PGA849	Single-ended	1/8, 1/4, 1/2, 1, 2, 4, 8, 16	10	35	8.6
INA849	Single-ended	G = 1 + 6kΩ / RG	28	35	1
PGA855	Differential	1/8, 1/4, 1/2, 1, 2, 4, 8, 16	10	35	7.8
INA851	Differential	G = 1 + 6kΩ / RG	22	37	3.2
INA821	Single-ended	G = 1 + 49.4kΩ / RG	4.7	2	7
INA819	Single-ended	G = 1 + 50kΩ / RG	2	0.9	8



# **5 Pin Configuration and Functions**




図 5-1. RGT Package, 16-Pin VQFN (Top View)

表 5-1. Pin Functions

P	IN	TYPE	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
A0	4	Input	Gain option pin 0
A1	5	Input	Gain option pin 1
A2	1	Input	Gain option pin 2
DA_IN+	9	Input	Connection to output difference amplifier summing node
DA_IN-	12	Input	Connection to output difference amplifier summing node
DGND	16	Power	Ground reference for digital-logic and gain-setting pins
IN-	3	Input	Negative (inverting) input
IN+	2	Input	Positive (noninverting) input
LVDD	7	Power	Output-driver positive supply
LVSS	14	Power	Output-driver negative supply
NC	8	_	Do not connect
NC	13	_	Do not connect
OUT	11	Output	Output
REF	10	Input	Reference input. This pin must be driven by a low-impedance source
VS+	6	Power	Input-stage positive supply
VS-	15	Power	Input-stage negative supply
Thermal Pad	Thermal pad	_	The thermal pad must be soldered to the printed-circuit board (PCB). Connect thermal pad to a plane or large copper pour that is either floating or electrically connected to VS–, even for applications that have low power dissipation.



### 6 Specifications

### **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Vs	Supply voltage on $V_{S+}$ , $V_{S-}$ pins; $V_S = (V_{S+}) - (V_{S-})$	0	40	V
V <sub>SOUT</sub>	Supply voltage on LVDD, LVSS pins; $V_{SOUT} = V_{LVDD} - V_{LVSS}$	0	40	V
	Voltage on power pins LVDD, LVSS	(V <sub>S</sub> _) - 0.5	(V <sub>S+</sub> ) + 0.5	V
V <sub>IN</sub>	Voltage on signal-input pins IN+, IN–	(V <sub>S-</sub> ) - 40	(V <sub>S+</sub> ) + 40	V
	DGND, DA_IN+, DA_IN– pin voltage	(V <sub>S</sub> _) - 0.5	(V <sub>S+</sub> ) + 0.5	V
	Voltage on gain-select pins A2, A1, A0	V <sub>DGND</sub> – 0.5	(V <sub>S+</sub> ) + 0.5	V
Vo	Signal output pin maximum voltage	V <sub>LVSS</sub> - 0.5	V <sub>LVDD</sub> + 0.5	V
V <sub>REF</sub>	Reference input voltage	V <sub>LVSS</sub> - 0.5	V <sub>LVDD</sub> + 0.5	V
Io	Signal-output pins current	-100	100	mA
I <sub>SC</sub>	Output short-circuit current <sup>(2)</sup>	Continu	ous	
T <sub>A</sub>	Operating temperature	-50	150	°C
TJ	Junction Temperature		175	°C
T <sub>stg</sub>	Storage Temperature	-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Lieurostatic discridige	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

資料に関するフィードバック(ご意見やお問い合わせ) を送信

			MIN	MAX	UNIT
Vs	Input stage cumply voltage	Single supply	8	36	V
	Input stage supply voltage	Dual supply	±4	±18	
V <sub>SOUT</sub>	O. da. of a da. a a a complete a da.	Single supply	4.5	36	
	Output stage supply voltage	Dual supply	±2.25	±18	v
T <sub>A</sub>	Specified temperature		-40	125	°C

#### 6.4 Thermal Information

		PGA849	
	THERMAL METRIC <sup>(1)</sup>	RGT (VQFN)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	47.3	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	53.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	22.0	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	22.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	7.8	°C/W

(1) For information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

<sup>(2)</sup> Short-circuit to V<sub>SOUT</sub> / 2.

<sup>(2)</sup> JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



### **6.5 Electrical Characteristics**

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
INPUT							
. ,	05 / 1/ (DTI)	G = 1 to 16			±50	±350	
V <sub>OS</sub>	Offset voltage (RTI)	G < 1			±50/G	±350/G	μV
		G = 1 to 16, T <sub>A</sub> = -40°C to	) +125°C		±0.2	±1.0	
	Offset voltage drift (RTI)	G < 1, T <sub>A</sub> = -40°C to +125			±0.2/G	±1.0/G	μV/°C
			G = 0.125	95	110		dB
			G = 0.25	98	114		
			G = 0.5	100	118		1
			G = 1	120	134		1
PSRR	Power-supply rejection ratio	$\pm 4V \le V_S \le \pm 18V$ , RTI	G = 2	120	126		dB
			G = 4	120	132		1
			G = 8	120	136		1
			G = 16	120	140		1
z <sub>id</sub>	Differential input impedance				1    1		GΩ    p
Z <sub>ic</sub>	Common-mode input impedance				1    7		GΩ    p
.,	C	V <sub>S</sub> = ±4V to ±18V		(V <sub>S-</sub> ) + 2.5		(V <sub>S+</sub> ) – 2	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
V <sub>ICM</sub>	Common-mode input voltage	V <sub>S</sub> = ±4V to ±18V, T <sub>A</sub> = -40°C to +125°C		(V <sub>S-</sub> ) + 3		$(V_{S+}) - 2.5$	V
			G = 0.125	64	82		- dB
			G = 0.25	70	88		
		At DC to 60Hz, $V_{ICM} = \pm 10V$ ,	G = 0.5	76	94		
OMDD	0		G = 1	82	100		
CMRR	Common-mode rejection ratio	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C,$	G = 2	88	106		
		RTI	G = 4	94	112		
			G = 8	100	118		
			G = 16	106	124		
BIAS CU	JRRENT		,	,			
	Innut high current				±0.5	±1.8	
l <sub>B</sub>	Input bias current	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±1		nA
	Input bias current drift	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$				±10	pA/°C
ı	Input offoot ourrent				±0.5	±1	A
l <sub>os</sub>	Input offset current	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			±1		- nA
	Input offset current drift	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$				±10	pA/°C



## 6.5 Electrical Characteristics (続き)

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
NOISE	VOLTAGE						
			G = 16		8.6		
			G = 8		8.8		
			G = 4		9.6		1
			G = 2		13.5		\ ,,, <del>,</del>
e <sub>NI</sub>	Voltage noise density (RTI)	f = 1kHz	G = 1		23.8		nV/√Hz
			G = 0.5		47.4		
			G = 0.25		94.9		
			G = 0.125		186.3		
			G = 16		0.28		
			G = 8		0.29		
			G = 4		0.33		
_			G = 2		0.49		İ ,,
E <sub>NI</sub>	Voltage noise (RTI)	$f_B = 0.1Hz$ to $10Hz$	G = 1		0.91		μV <sub>PP</sub>
			G = 0.5		1.82		
			G = 0.25		3.59		
			G = 0.125		7.28		†
i <sub>N</sub>	Input current noise density	f = 1kHz			0.3		pA/√Hz
I <sub>N</sub>	Input current noise	f <sub>B</sub> = 0.1Hz to 10Hz			13		pA <sub>PP</sub>
GAIN							
	Gain range			0.125		16	V/V
		G = 0.125			±0.010	±0.045	%
		G = 0.25	G = 0.25		±0.005	±0.030	%
		G = 0.5			±0.005	±0.030	%
		G = 1			±0.005	±0.015	%
GE	Gain error	G = 2			±0.010	±0.030	%
		G = 4	G = 8 G = 16		±0.015	±0.040	%
		G = 8			±0.015	±0.040	%
		G = 16			±0.030	±0.070	%
	Gain nonlinearity	G = 0.125 to 16, V <sub>OUT</sub> > ±5V			2	5	ppm
	Gain drift	G = 0.125 to 16, T <sub>A</sub> = -40°C	to +125°C		±1	±2	ppm/°C
OUTPU	T						
		No load	V <sub>SOUT</sub> = ±2.25V	V <sub>LVSS</sub> + 0.1		V <sub>LVDD</sub> – 0.1	
V <sub>OUT</sub>	Output voltage		V <sub>SOUT</sub> = ±2.25V	V <sub>LVSS</sub> + 0.2		V <sub>LVDD</sub> - 0.2	V
		$R_L = 10k\Omega$	V <sub>SOUT</sub> = ±18V	V <sub>LVSS</sub> + 0.4		V <sub>LVDD</sub> – 0.4	
C <sub>L</sub>	Load capacitance	Stable operation for capaciti			100		pF
					±45		-
I <sub>SC</sub>	Short-circuit current	Continuous to V <sub>SOUT</sub> / 2	T <sub>A</sub> = -40°C to +125°C	±20		±60	mA
FREQU	ENCY RESPONSE						
BW	Bandwidth, -3dB	G = 0.125 to 16			10		MHz
	,	G ≥ 0.5, V <sub>OUT</sub> = 10			35		V/µs
SR	Slew rate	G = 0.25, V <sub>OUT</sub> = 5			23		V/µs
		G = 0.125, V <sub>OUT</sub> = 2.5			10		V/µs
		G = 0.125 to 16	To 0.01%		0.7		'
t <sub>S</sub>	Settling time	V <sub>INDIFF</sub> = 10V step or V <sub>OUT</sub> = 10V step			0.95		μs
	1	LIUV SIED	0.00 10 /0	i i	0.55		μs





## 6.5 Electrical Characteristics (続き)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
THD+N	Total harmonic distortion and	Differential input, f = 10kHz, V <sub>OUT</sub> = 10V <sub>PP</sub>		-110		
I HD+N	Noise	Single-ended input, f = 10kHz, V <sub>OUT</sub> = 10V <sub>PP</sub>		-105		
LIDO	0	Differential input, f = 10kHz, V <sub>OUT</sub> = 10V <sub>PP</sub>		-120		٠ID
HD2	Second-order harmonic distortion	Single-ended input, f = 10kHz, V <sub>OUT</sub> = 10V <sub>PP</sub>		-110		dB
LIDO	Third and a harmonic distant	Differential input, f = 10kHz, V <sub>OUT</sub> = 10V <sub>PP</sub>		-120		
HD3	Third-order harmonic distortion	Single-ended input, f = 10kHz, V <sub>OUT</sub> = 10V <sub>PP</sub>		-110	110	
REFERE	NCE INPUT					
R <sub>IN</sub>	Reference input impedance			10		kΩ
	Reference input current	V <sub>IN</sub> = 0V		140		μA
	Reference input voltage		V <sub>LVSS</sub>		$V_{LVDD}$	V
	Reference gain to output			1		V/V
	Reference gain error	V <sub>OUT</sub> = ±10V, inside the voltage swing range		0.01	0.05	%
INPUT S	TAGE POWER SUPPLY					
	Input stage quiescent current	V <sub>IN</sub> = 0V		3	3.7	^
I <sub>Q_input</sub>	V <sub>S+</sub> , V <sub>S-</sub>	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			4.6	mA
ОИТРИТ	STAGE POWER SUPPLY					
	Output stage quiescent current	V <sub>IN</sub> = 0V, V <sub>REF</sub> = 0V		2.3	2.8	
I <sub>Q_output</sub>	LVDD, LVSS	T <sub>A</sub> = -40°C to 125°C			3.5	mA
DIGITAL	LOGIC					
V <sub>IL</sub>	Digital input logic low	A0, A1, A2 pins, referred to DGND	V <sub>DGND</sub>		V <sub>DGND</sub> + 0.8	V
V <sub>IH</sub>	Digital input logic high	A0, A1, A2 pins, referred to DGND	V <sub>DGND</sub> + 1.8		V <sub>S+</sub>	V
	Digital input pin current	A0, A1, A2 pins		1.5	3	μA
$V_{DGND}$	DGND voltage		V <sub>S-</sub>		(V <sub>S+</sub> ) – 4	V
	DGND reference current			4	10	μA





### 6.6 Typical Characteristics
















at  $T_A = 25^{\circ}C$ ,  $V_S = V_{SOUT} = \pm 15V$ ,  $V_{ICM} = V_{REF} = 0V$ ,  $R_L = 10k\Omega$  connected to ground, and G = 1V/V (unless otherwise noted)






図 6-35. Distribution of Gain Error


図 6-36. Distribution of Gain Error






















### 7 Detailed Description


#### 7.1 Overview

The PGA849 is a monolithic, high-voltage, precision programmable-gain instrumentation amplifier. The PGA849 combines a high-speed current-feedback input stage with an internally matched gain resistor network, followed by a four-resistor, difference amplifier output stage. Eight pre-programmed binary gains are selectable using gain-select pins A0, A1, A2. Gains range from 0.125V/V to 16V/V, discussed in greater detail in セクション 7.3.1.

A functional block diagram for the PGA849 is shown in the next section. The differential input voltage is fed into a pair of matched, high-impedance input, current-feedback amplifiers. An integrated precision-matched gain resistor network is used to amplify the differential input voltage. An output difference amplifier,  $A_3$ , rejects the input common-mode component and refers the output signal to the voltage level set by the REF pin.

The PGA849 output amplifier bandwidth is optimized to drive high-performance analog-to-digital converters (ADCs) with sampling rates up to 1MSPS, without the need for an additional ADC driver. The output amplifier uses a separate power supply that is independent of the input-stage power supply. When driving an ADC, use a low-impedance connection from LVDD and LVSS to the ADC power supplies. This configuration protects the ADC inputs from damage due to inadvertent overvoltage conditions.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Gain Control

The PGA849 uses three pins to set the amplifier gain. These gain select pins are set with respect to DGND. This configuration simplifies the design when compared to programmable-gain amplifiers requiring a SPI or other digital interface options for gain changes. 図 7-1 shows the gain-setting block diagram. 表 7-1 lists the gain options. Any gain select pin that is not driven by an external source is automatically biased at DGND using internal pulldown options.




図 7-1. PGA849 Gain Setting Block Diagram

表 7-1. Gain Options

A2:A0	GAIN
000	0.125
001	0.25
010	0.5
011	1
100	2
101	4
110	8
111	16

#### 7.3.2 Input Protection

The inputs of the PGA849 are individually protected for voltages up to ±40V beyond either supply. For example, an input common-mode voltage anywhere between −55V and +55V does not cause damage when powered from ±15V supplies. Internal circuitry on each input provides low series impedance under normal signal conditions, thus maintaining high performance under normal operating conditions. If the input is overloaded, the protection circuitry limits the input current to a value of approximately 4.8mA.  $\boxtimes$  7-2 shows the input protection functionality during an overvoltage condition.




図 7-2. Input Current vs Input Overvoltage

☑ 7-3 shows that during an input overvoltage condition, current flows through the input protection diodes into the power supplies. In applications where the power supplies are unable to sink current, place Zener diode clamps (ZD1 and ZD2) on the power supplies to provide a current pathway to ground.




図 7-3. Input Current Path During an Overvoltage Condition



### 7.3.3 Using the Output Difference Amplifier to Shape Noise

The functional block diagram in terpical 2 7.2 shows that the PGA849 output-stage difference amplifier uses a  $5k\Omega$  feedback resistor between the output and the inverting input. External direct access to the inverting and noninverting inputs of the difference amplifier is provided through the DA\_IN- and DA\_IN+ pins, respectively. This option allows circuit designers to add external capacitors in parallel with the internal resistors to implement noise-filtering or noise-shaping techniques. These pins are also used to implement customized attenuating gains for the output stage. Consider the following important factors when designing parallel circuits with the internal resistors:

- The accuracy of the internal resistor network is 0.01% or better. This accuracy results in a common-mode rejection (CMRR) of 80dB or better. Mismatched leakage currents on these pins can cause CMRR degradation.
- The internal resistors have ±15% absolute resistance variation and must be considered when implementing custom attenuating gains or noise filters.

#### 注意

Do not treat these pins as outputs, nor use the pins to source or sink current. Excessive currents through the feedback resistors can cause permanent damage to internal circuitry.

#### 7.4 Device Functional Modes

The PGA849 has a single functional mode and operates when the input-stage power supply is greater than ±4V (8V) and the output-stage power supply is greater than ±2.25V (4.5V); see also セクション 6.3.

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2025 Texas Instruments Incorporated

### 8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 8.1 Application Information

The PGA849 is a monolithic, high-voltage, high-bandwidth, precision programmable gain instrumentation amplifier with a single-ended output. The PGA849 combines a high-speed current-feedback input stage with an internally matched gain resistor network, followed by a four-resistor, differential amplifier output stage. The PGA849 is equipped with eight binary-gain settings, from 0.125V/V to 16V/V, using three digital gain-selection pins: A0, A1, and A2.

The PGA849 is designed to work with applications such as factory automation and control, analog input modules, data acquisition, test and measurement, and semiconductor test.

#### 8.1.1 Linear Operating Input Range

The linear operating input voltage range of the PGA849 input circuitry extends within 3V (maximum) of the negative power supply to 2.5V (maximum) of the positive power supply, and maintains excellent common-mode rejection throughout this range at all temperatures. The linear operating input common-mode range is a function of the input common-mode voltage, input differential voltage, gain, and output common-mode voltage.

The valid common-mode range to enable valid output voltage at no load condition are shown in ⊠ 8-1 to ⊠ 8-4.




図 8-1. Input Common-Mode Voltage vs Output Voltage





図 8-2. Input Common-Mode Voltage vs Output Voltage

23







### 8.1.2 Current Consumption with Differential Inputs

Programmable gain amplifiers such as the PGA849 use internal resistors to set the gain. Consequently, the current consumption is increased by the current that passes through these resistors. The largest supply current consumption occurs at G = 1V/V when applying large amplitude differential signals.

 $\boxtimes$  8-5 to  $\boxtimes$  8-8 show typical current consumption versus input differential voltage for the input stage supply, and the current drawn by the PGA849 inputs when the device is overdriven. The dashed vertical reference lines outline the linear operating region of the device at that given gain ( $V_{IN}DIFF$ ), outside of this region is when the inputs of the device are overdriven.





### 8.2 Typical Applications

### 8.2.1 Driving a Single-Ended Input SAR ADC

⊠ 8-9 shows the schematic for a 16-bit, precision, 1MSPS, successive approximation register (SAR), analog-to-digital converter (ADC). This circuit is used to measure the driving capability of the PGA849 with the ADS8860 single-ended input ADC.




図 8-9. Driving the ADS8860 SAR ADC

The circuit accepts single-ended or differential input signals. The PGA849 operates with independent input and output power supplies. In this example, ±15V power supplies are used to power the input-stage, and a unipolar 5.3V supply powers the output-stage. The PGA849 output stage supply is powered by the same 5.3V ADC supply. The 5.3V output supply operation prevents overloading the ADC inputs during PGA overdrive conditions. The REF6250 is selected as the ADC voltage reference. The REF6250 is a low-noise, low-drift, precision, 5V reference connected to the ADS8860 reference input ADC REFIN pin.

The PGA849 output voltage is developed with respect to the REF pin. The REF pin is set to the SAR ADC midscale voltage by dividing the REF6250 ADC reference with a precision resistive voltage divider. The OPA192 buffer drives the PGA849 REF pin. The OPA192 is a precision amplifier with low offset, low drift and 10MHz bandwidth.

#### 8.2.1.1 Design Requirements

The design requirements for the application driving the ADS8860 ADC are listed in the following table.

PARAMETER	VALUE
Supply voltages	VS± = ±15V, LVDD = 5.3V, LVSS = GND, ADC REFIN = 5V
PGA849 reference pin	V <sub>REF</sub> = 2.5V
Full-scale range of ADC	FSR = 5V
Sampling rate of ADC	f <sub>SAMPLE</sub> = 1MSPS
PGA gain	0.125, 0.25, 0.5, 1, 2,4, 8, 16
Input voltages (V <sub>PP</sub> , differential)	25V, 16V, 8V, 4V, 2V, 1V, 0.5V, 0.25V
Signal frequency	1kHz
RC kickback filter	$R_{FIL} = 15\Omega$ , $C_{DIFF} = 1.2nF$ , $C_{CM} = 120pF$

表 8-1. Design Parameters

#### 8.2.1.2 Detailed Design Procedure

The first filter located at the input of the PGA (see 🗵 8-9) helps reduce electromagnetic interference (EMI) and radio frequency interference (RFI), high-frequency, extrinsic noise. This filter can be customized per the application bandwidth and antialiasing requirements.

The second filter is provided by  $C_{FB}$  in parallel with the PGA 5k $\Omega$  feedback resistors. The PGA resistors are  $\pm 15\%$  absolute tolerance, as such, consider the effect of the tolerance on the filter cutoff frequency.  $C_{FB}$  = 100pF results in a filter cutoff frequency of 318kHz. On the high side of the resistor tolerance, the filter frequency changes to 277kHz. The device allows for the flexibility to modify the  $C_{FB}$  capacitor value to adjust bandwidth, with a trade-off on the broadband noise of the circuit.

The third filter placed at the ADS8860 inputs works as a charge reservoir filter to drive the SAR ADC. The charge kickback filter reduces the instantaneous charge demand of the amplifier, maintaining low distortion that otherwise can degrade because of incomplete ADC sample-and-hold settling. The RC filter combination ( $R_{FIL}$ ,  $C_{DIFF}$ ) is tuned for ADC sample-and-hold settling and total harmonic distortion (THD) performance, while maintaining stability of the PGA. High-grade C0G capacitors are used everywhere in the signal path for the low distortion properties.

The PGA849 front-end, accounting for all three filters, provides a nominal  $f_{-3dB}$  bandwidth of 310kHz. On the high side of the internal  $5k\Omega$  feedback resistor tolerance, the PGA849  $f_{-3dB}$  bandwidth changes to 271kHz and the circuit maintains -0.1dB flatness to 41kHz.

The ADS8860 requires a full-scale input in the range of 0V to the 5V ADC reference. The PGA849 REF pin is set to a nominal voltage of 2.5V to shift the signal to the ADC midscale voltage.

The PGA849 REF voltage is generated by feeding the REF6250 5V reference through a  $10k\Omega$ -to- $10k\Omega$  precision voltage divider implemented with  $\pm 0.05\%$  tolerance, low-drift  $\pm 5$ ppm/°C resistors. Drive the PGA849 REF pin with a low-impedance source, and use an op amp like the OPA192 as a buffer to drive the REF pin.

The OPA192 buffer is configured in a dual-feedback configuration to provide stability while driving the REF pin and 22nF bypass capacitor.  $R_{ISO}$  is a  $20\Omega$  isolation resistor that provides separation of two feedback paths for optimized stability. Feedback path number one is through feedback resistor,  $R_F = 2k\Omega$ , connected directly to the REF pin. Feedback path number two is through feedback capacitor  $C_F = 2nF$  connected to the output of the op amp. The circuit provides a loop gain phase margin of  $86^\circ$ . The noninverting input of the OPA192 buffer has a low-pass filter with  $R = 1k\Omega$ , C = 10nF to reduce the resistive divider thermal noise. Using any other load capacitance requires recalculation of the stability components:  $R_F$ ,  $C_F$ , and  $R_{ISO}$ . If modifying the REF bypass capacitance, verify the circuit is stable with simulation using the OPA192 TINA-TI model (or PSpice®-for-TI model), and confirm the circuit provides more than  $60^\circ$  of phase margin.

#### 8.2.1.3 Application Curves

表 8-2 lists the PGA849 output voltage with different gain configurations, and 図 8-10 shows the PGA849 output voltage with a gain of 2.

表 8-2. PGA849 Output Voltage with Different Gain Configurations

Input (mV)	Reference (V)	A2:A0	PGA Gain (V/V)	Minimum Output (V)	Maximum Output (V)
		000	0.125	2.494	2.506
		001	0.25	2.488	2.512
		010	0.5	2.475	2.525
±50	2.5	011	1	2.450	2.550
±30		100	2	2.400	2.600
		101	4	2.300	2.700
		110	8	2.100	2.900
		111	16	1.700	3.300




図 8-10. PGA849 Output Voltage with a Gain of 2, Reference = 2.5V

27

Product Folder Links: PGA849



### 8.3 Power Supply Recommendations

The nominal performance of the PGA849 is specified with input-stage supply and output-stage supply voltages of  $\pm 15$ V, and V<sub>ICM</sub> and V<sub>REF</sub> at mid-supply. Within the specified limits, custom input common-mode and output reference voltages can be used without compromising performance; see also  $\pm 200$  6.3. To prevent damage to internal circuitry, the output-stage power supplies are clamped to stay within the input-stage supply voltage levels; see also  $\pm 200$  7.2.

#### 注意

Supply voltages higher than 40V (±20V) can permanently damage the device. Parameters that vary over supply voltage or temperature are shown in セクション 6.6 of this data sheet.

#### 8.4 Layout

#### 8.4.1 Layout Guidelines

Attention to good layout practices is always recommended. For best operational performance of the device, use good PCB layout practices, including:


- To avoid converting common-mode signals into differential signals and thermal electromotive forces (EMFs),
   make sure that both input paths are symmetrical and well-matched for source impedance and capacitance.
- Noise can propagate into analog circuitry through the power pins of the device and of the circuit as a whole.
   Bypass capacitors reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1µF ceramic bypass capacitors between each supply pin and ground, placed as close as possible to the device. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- To reduce parasitic coupling, run the input traces as far away as possible from the supply or output traces. If
  these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better than in
  parallel with the noisy trace.
- Leakage on the DA\_IN+ and DA\_IN- pins can cause in a dc offset error in the output voltages. Additionally, excessive parasitic capacitance at these pins can result in decreased phase margin and affect the stability of the output stage. If these pins are not used to implement deliberate capacitive feedback, follow best practices to minimize leakage and parasitic capacitance.
- Follow best practices to minimize leakage and parasitic capacitance, which includes implementing *keep-out* areas in any ground planes that lie immediately below the input pins.
- · Minimize the number of thermal junctions. If possible, route the signal path using a single layer without vias.
- Keep sufficient distance from major thermal energy sources (circuits with high power dissipation). If not
  possible, place the device so that the effects of the thermal energy source on the high and low sides of the
  differential signal path are evenly matched.
- · Keep the traces as short as possible.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2025 Texas Instruments Incorporated



#### 8.4.2 Layout Example






図 8-11. Example Schematic and Associated PCB Layout



### 9 Device and Documentation Support

### 9.1 Device Support

#### 9.1.1 Development Support

#### 9.1.1.1 PSpice® for TI

PSpice® for TI is a design and simulation environment that helps evaluate performance of analog circuits. Create subsystem designs and prototype solutions before committing to layout and fabrication, reducing development cost and time to market.

### 9.1.1.2 TINA-TI™シミュレーション ソフトウェア (無償ダウンロード)

TINA-TI™ シミュレーション ソフトウェアは、SPICE エンジンをベースにした単純かつ強力な、使いやすい回路シミュレー ション プログラムです。TINA-TI シミュレーション ソフトウェアは、TINA™ ソフトウェアのすべての機能を持つ無償バージョ ンで、パッシブ モデルとアクティブ モデルに加えて、マクロモデルのライブラリがプリロードされています。 TINA-TI シミュ レーション ソフトウェアには、SPICE の標準的な DC 解析、過渡解析、周波数ドメイン解析などの全機能に加え、追加の 設計機能が搭載されています。

TINA-TI シミュレーション ソフトウェアは設計およびシミュレーション ツール Web ページから無料でダウンロードでき、ユ ーザーが結果をさまざまな形式で処理できる、広範な後処理機能を備えています。仮想計測器により、入力波形を選択 し、回路ノード、電圧、および波形をプローブして、動的なクイックスタートツールを作成できます。

注

これらのファイルを使用するには、TINA ソフトウェアまたは TINA-TI ソフトウェアがインストールされている必要 があります。TINA-TI™ ソフトウェア フォルダから、無償の TINA-TI シミュレーション ソフトウェアをダウンロード してください。

### 9.2 Documentation Support

#### 9.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Comprehensive Error Calculation for Instrumentation Amplifiers application note
- Texas Instruments, Importance of Input Bias Current Return Paths in Instrumentation Amplifier Applications application note

#### 9.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をク リックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細に ついては、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

#### 9.4 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパ ートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要 な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕 様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツ ルメンツの使用条件を参照してください。

#### 9.5 Trademarks

30

TINA-TI<sup>™</sup> and テキサス・インスツルメンツ E2E<sup>™</sup> are trademarks of Texas Instruments.

TINA<sup>™</sup> is a trademark of DesignSoft, Inc.

PSpice® is a registered trademark of Cadence Design Systems, Inc.

すべての商標は、それぞれの所有者に帰属します。

Copyright © 2025 Texas Instruments Incorporated

English Data Sheet: SBOSAG3

### 9.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 9.7 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

### 10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

#### Changes from Revision \* (March 2024) to Revision A (December 2024)

**Page** 

- ドキュメントのステータスを「事前情報」から「量産データ」に変更......1

### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 22-Dec-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PGA849RGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PGA849	Samples
XPGA849RGTR	ACTIVE	VQFN	RGT	16	3000	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**


www.ti.com 22-Dec-2024

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Dec-2024

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PGA849RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2


# PACKAGE MATERIALS INFORMATION

www.ti.com 23-Dec-2024



#### \*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	PGA849RGTR	VQFN	RGT	16	3000	367.0	367.0	35.0	




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated