









OPA4H014-SEP

JAJSMR9A – NOVEMBER 2021 – REVISED APRIL 2022

# OPA4H014-SEP 宇宙用強化プラスチック封止、11MHz、高精度、低ノイズ、 RRO、JFET オペアンプ

# 1 特長

• 耐放射線特性

TEXAS

INSTRUMENTS

- 単一イベント・ラッチアップ (SEL) 耐性: 43MeV•cm<sup>2</sup>/mg
- 30krad(Si) まで ELDRS フリー
- すべてのウェハー・ロットについて、30krad(Si)までの吸収線量 (TID) RLAT (Radiation Lot Acceptance Test)
- 宇宙向けに強化されたプラスチック
- Au ボンド・ワイヤと NiPdAu リード仕上げ
- モールド・コンパウンドの改良による低いガス放出
- 単一の製造、アセンブリ、テスト施設
- 長い製品ライフ・サイクル
- 長期にわたる製品変更通知
- 製品のトレーサビリティ
- ・ 非常に小さいオフセット・ドリフト:1µV/℃以下
- 非常に小さいオフセット:120µV
- 低い入力バイアス電流:10pA 以下
- 低いノイズ:5.1nV/√Hz
- スルーレート:20V/µs
- 低消費電流:2mA 以下
- 入力電圧範囲に V- 電源を含む
- 広い電源電圧範囲:4.5V~18V

# 2 アプリケーション

- 衛星の健全性監視と遠隔測定
- 科学的探査ペイロード
- 姿勢と軌道の制御システム (AOCS)
- 衛星用電源システム (EPS)
- 通信ペイロード
- レーダー画像処理ペイロード

# 3 概要

OPA4H014-SEP は、優れたドリフト特性と小さい入力バ イアス電流を特長とする低消費電力 JFET 入力オペアン プです。V-を含む入力範囲とレール・ツー・レールの出 力を利用して、設計者は単一電源の高精度 A/D コンバー タ (ADC) および D/A コンバータ (DAC) に接続できるだ けでなく、JFET アンプの低ノイズ特性を活用できます。

OPA4H014-SEP は、11MHz のユニティ・ゲイン帯域幅と 20V/µs のスルーレートを実現するとともに、わずか 1.8mA (標準値)の静止電流しか消費しません。このデバ イスは 4.5V~18V の単一電源、または ±2.25V~±9V の デュアル電源で動作します。

このオペアンプは、最大 43MeV・cm<sup>2</sup>/mg (SET) の放射 線耐性を持つプラスチック 14 ピン TSSOP パッケージに 封止されており、30krad(Si) まで ELDRS フリーです。

#### パッケージ情報

	••••••••••••••••••••••••••••••••••••••	
部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)
OPA4H014-SEP	TSSOP (14)	5.00mm × 4.40mm

(1) 提供されているすべてのパッケージについては、データシートの 末尾にあるパッケージ・オプションについての付録を参照してくだ さい。



0.1Hz~10Hz のノイズ

**A** 

英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、 www.ti.com で閲覧でき、その内容が常に優先されます。TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず 最新版の英語版をご参照くださいますようお願いいたします。



Page

# **Table of Contents**

1 特長	1
2 アプリケーション	1
3 概要	1
4 Revision History	2
5 Pin Configuration and Functions	3
6 Specifications	4
6.1 Absolute Maximum Ratings	4
6.2 ESD Ratings	4
6.3 Recommended Operating Conditions	4
6.4 Thermal Information	4
6.5 Electrical Characteristics	<mark>5</mark>
6.6 Typical Characteristics	7
7 Detailed Description	13
7.1 Overview	13
7.2 Functional Block Diagram	13
7.3 Feature Description	14

7.4 Device Functional Modes	14
8 Application and Implementation	15
8.1 Application Information	15
8.2 Typical Application	21
8.3 Power Supply Recommendations	22
8.4 Layout	22
9 Device and Documentation Support	24
9.1 Device Support	24
9.2 Documentation Support	24
9.3 Receiving Notification of Documentation Update	s <mark>24</mark>
9.4 サポート・リソース	25
9.5 Trademarks	25
9.6 Electrostatic Discharge Caution	
9.7 Glossary	
10 Mechanical, Packaging, and Orderable	
Information	

# **4 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

# Changes from Revision \* (November 2021) to Revision A (April 2022)

• デバイスを事前情報 (プレビュー) から量産データ (アクティブ) に変更......1



# **5** Pin Configuration and Functions





#### 表 5-1. Pin Functions

PIN		TVDE	DESCRIPTION	
NAME	NO.		DESCRIPTION	
+IN A	3	Input	Noninverting input, channel A	
–IN A	2	Input	Inverting input, channel A	
+IN B	5	Input	Noninverting input, channel B	
–IN B	6	Input	Inverting input, channel B	
+IN C	10	Input	Noninverting input, channel C	
–IN C	9	Input	Inverting input, channel C	
+IN D	12	Input	Noninverting input, channel D	
–IN D	13	Input	Inverting input, channel D	
OUT A	1	Output	Output, channel A	
OUT B	7	Output	Output, channel B	
OUT C	8	Output	Output, channel C	
OUT D	14	Output	Output, channel D	
V+	4	Power	Positive (highest) power supply	
V-	11	Power	Negative (lowest) power supply	



# 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
Vs	Supply voltage, (V+) – (V–)	Dual supply		±10	V
		Single supply		20	v
	Signal input pins <sup>(2)</sup>	Voltage	(V–) – 0.5	(V+) + 0.5	V
		Current		±10	mA
	Output short-circuit <sup>(3)</sup>		Continuous	Continuous	
T <sub>A</sub>	Operating temperature		-55	150	°C
Tj	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.

(3) Short-circuit to  $V_S / 2$  (ground in symmetrical dual-supply setups), one amplifier per package.

#### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V (ESD)		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
N.	Supply voltage (V+) (V/)	Dual supply	±2.25		±9	V
vs		Single supply	4.5		18	v
T <sub>A</sub>	Ambient temperature		-55	25	125	°C

#### 6.4 Thermal Information

		OPA4H014-SEP	
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	UNIT
		8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	135	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	45	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	66	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	19	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	60	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



#### **6.5 Electrical Characteristics**

at  $T_A = 25^{\circ}$ C,  $R_L = 2 \text{ k}\Omega$  connected to midsupply,  $V_S = \pm 2.25 \text{ V}$  to  $\pm 9 \text{ V}$ , and  $V_{CM} = V_{OUT}$  = midsupply (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OFFSET VOI	LTAGE			L				
					±30	±120		
V <sub>OS</sub>	Input offset voltage		$V_{\rm S}$ = ±9 V, $T_{\rm A}$ = -55°C to +125°C			±220	μν	
			$T_A = -55^{\circ}C$ to $+125^{\circ}C$			±4	μV/V	
dV <sub>OS</sub> /dT	Drift		$V_{\rm S}$ = ±9 V, $T_{\rm A}$ = -55°C to +125°C		±0.35	±1	μV/°C	
PSRR	Power-supply rejection	on ratio	$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$		±0.1	±0.5	μV/V	
	Ob an a share a set is a		f = dc		0.02			
	Channel separation		f = 100 kHz		10		μν/ν	
INPUT BIAS	CURRENT		I	L		1		
				±0.5	±10	pА		
IB	Input bias current		$T_A = -55^{\circ}C$ to $+125^{\circ}C$			±3	nA	
	lument offeret example				±0.5	±10	pА	
los	Input onset current		$T_A = -55^{\circ}C$ to $+125^{\circ}C$			±1	nA	
NOISE	1		I	L		1		
			f = 0.1 Hz to 10 Hz		250		nV <sub>PP</sub>	
	Input voltage noise		f = 0.1 Hz to 10 Hz		42		nV <sub>RMS</sub>	
e <sub>n</sub> Input voltage noise			f = 10 Hz		8		nV/√Hz	
	Input voltage noise de	ensity	f = 100 Hz		5.8			
			f = 1 kHz		5.1			
In	Input current noise de	ensity	f = 1 kHz		0.8		fA/√Hz	
INPUT VOLT	AGE		I	L		1		
V <sub>CM</sub>	Common-mode volta	ge	$T_A = -55^{\circ}C$ to $+125^{\circ}C$	(V–) – 0.1		(V+) – 3.5	V	
			$V_{S} = \pm 9 V,$ $V_{CM} = (V-) - 0.1 V \text{ to } (V+) - 3.5 V$	126	140			
CMRR	Common-mode rejec	tion ratio		120			dB	
INPUT IMPE	DANCE							
	Differential				10 <sup>13</sup>    10		0 ll nF	
	Common-mode		$V_{CM}$ = (V–) – 0.1 V to (V+) – 3.5 V		10 <sup>13</sup>    7		22    Pi	
OPEN-LOOP	GAIN							
			$V_{O}$ = (V–) + 0.35 V to (V+) – 0.35 V, $R_{L}$ = 10 k $\Omega$	120	126			
A <sub>OL</sub>	Open-loop voltage ga	ain	$V_{O} = (V-) + 0.35 V$ to $(V+) - 0.35 V$	114	126		dB	
			$V_{O} = (V_{-}) + 0.35 V \text{ to } (V_{+}) - 0.35 V,$ $T_{A} = -55^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$	108				
FREQUENCY	RESPONSE		I	L		1		
BW	Gain bandwidth prod	uct			11		MHz	
SR	Slew rate				20		V/µs	
	0-#10	12 bits	10-V step, gain = +1		0.88			
	Settling time	16 bits	10-V step, gain = +1		1.6		μs	
THD+N	Total harmonic distor	tion and noise	f = 1 kHz, gain = +1, V <sub>O</sub> = 3.5 V <sub>RMS</sub>		0.00005%			
	Overload recovery tin	ne			600		ns	



# 6.5 Electrical Characteristics (continued)

at T<sub>A</sub> = 25°C, R<sub>L</sub> = 2 k $\Omega$  connected to midsupply, V<sub>S</sub> = ±2.25 V to ±9 V, and V<sub>CM</sub> = V<sub>OUT</sub> = midsupply (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OUTPUT							
	Output swing from roll	R <sub>L</sub> = 10 kΩ, A <sub>OL</sub> ≥ 108 dB	(V–) + 0.2	(V	(+) – 0.2	V	
		A <sub>OL</sub> ≥ 108 dB	(V–) + 0.35	(V+	) – 0.35	v	
I <sub>SC</sub> Short-circuit current	Source	36			m۸		
		Sink	-30			IIIA	
C <sub>LOAD</sub>	Capacitive load drive		See 🗵 6-17 and 🗵 6-18				
Zo	Open-loop output impedance	f = 1 MHz, I <sub>O</sub> = 0 mA		16		Ω	
POWER SUPPLY							
IQ	Quiescent current (per amplifier)	I <sub>O</sub> = 0 mA		1.8	2	m۸	
		T <sub>A</sub> = -55°C to +125°C			2.7	IIIA	



# **6.6 Typical Characteristics**

at  $T_A = 25^{\circ}$ C,  $V_S = \pm 9$  V,  $R_L = 2$  k $\Omega$  connected to midsupply, and  $V_{CM} = V_{OUT}$  = midsupply (unless otherwise noted)

DESCRIPTION	FIGURE
Offset Voltage Production Distribution	図 6-1
Offset Voltage Drift Distribution	図 6-2
Offset Voltage vs Common-Mode Voltage (Maximum Supply)	図 6-3
I <sub>B</sub> vs Common-Mode Voltage	図 6-4
Output Voltage Swing vs Output Current	図 6-5
CMRR and PSRR vs Frequency (RTI)	図 6-6
Common-Mode Rejection Ratio vs Temperature	図 6-7
0.1-Hz to 10-Hz Noise	図 6-8
Input Voltage Noise Density vs Frequency	図 6-9
THD+N Ratio vs Frequency (80-kHz AP Bandwidth)	⊠ 6-10
Quiescent Current vs Temperature	⊠ 6-11
Quiescent Current vs Supply Voltage	⊠ 6-12
Gain and Phase vs Frequency	⊠ 6-13
Closed-Loop Gain vs Frequency	⊠ 6-14
Open-Loop Gain vs Temperature	⊠ 6-15
Open-Loop Output Impedance vs Frequency	⊠ 6-16
Small-Signal Overshoot vs Capacitive Load (G = 1)	⊠ 6-17
Small-Signal Overshoot vs Capacitive Load (G = -1)	⊠ 6-18
No Phase Reversal	⊠ 6-19
Maximum Output Voltage vs Frequency	⊠ 6-20
Positive Overload Recovery	⊠ 6-21
Negative Overload Recovery	⊠ 6-22
Large-Signal Positive and Negative Settling Time	🛛 6-23, 🗵 6-24
Small-Signal Step Response (G = 1)	⊠ 6-25
Small-Signal Step Response (G = -1)	⊠ 6-26
Large-Signal Step Response (G = 1)	⊠ 6-27
Large-Signal Step Response (G = -1)	⊠ 6-28
Short-Circuit Current vs Temperature	⊠ 6-29
Channel Separation vs Frequency	⊠ 6-30

#### 表 6-1. Table of Graphs



at T<sub>A</sub> = 25°C, V<sub>S</sub> = ±9 V, R<sub>L</sub> = 2 k $\Omega$  connected to midsupply, and V<sub>CM</sub> = V<sub>OUT</sub> = midsupply (unless otherwise noted)











at  $T_A = 25^{\circ}$ C,  $V_S = \pm 9$  V,  $R_L = 2$  k $\Omega$  connected to midsupply, and  $V_{CM} = V_{OUT}$  = midsupply (unless otherwise noted)





at  $T_A = 25^{\circ}$ C,  $V_S = \pm 9$  V,  $R_L = 2$  k $\Omega$  connected to midsupply, and  $V_{CM} = V_{OUT}$  = midsupply (unless otherwise noted)





at  $T_A = 25^{\circ}$ C,  $V_S = \pm 9$  V,  $R_L = 2$  k $\Omega$  connected to midsupply, and  $V_{CM} = V_{OUT}$  = midsupply (unless otherwise noted)





# 7 Detailed Description

### 7.1 Overview

The OPA4H014-SEP low-power, JFET-input operational amplifier features superior drift performance and low input bias current. Additional features include capacitive load stability, an output current limit, phase-reversal protection, and thermal protection. The rail-to-rail output swing and input range that includes V– allows for the low-noise characteristics of JFET amplifiers while also interfacing to modern, single-supply, precision ADCs and DACs.

セクション 7.2 shows the simplified diagram of the OPA4H014-SEP.

#### 7.2 Functional Block Diagram





### 7.3 Feature Description

#### 7.3.1 Capacitive Load and Stability

The dynamic characteristics of the OPA4H014-SEP are optimized for commonly encountered gains, loads, and operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor ( $R_{OUT}$  equal to 50  $\Omega$ , for example) in series with the output.

#### 7.3.2 Output Current Limit

The output current of the OPA4H014-SEP is limited by internal circuitry to 36 mA (sourcing) and -30 mA (sinking), to protect the device if the output is accidentally shorted. This short-circuit current depends on temperature.

#### 7.3.3 Phase-Reversal Protection

The OPA4H014-SEP family has internal phase-reversal protection. Many FET- and bipolar-input op amps exhibit a phase reversal when the input is driven beyond its linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input circuitry of the OPA4H014-SEP prevents phase reversal with excessive common-mode voltage; instead, the output limits into the appropriate rail.

#### 7.3.4 Thermal Protection

Although the output current of the OPA4H014-SEP is limited by internal protection circuitry, accidental shorting of one or more output channels of a device can result in excessive heating. For instance, when an output is shorted to midsupply, the typical short-circuit current of 36 mA leads to an internal power dissipation of over 300 mW at a supply of ±9 V.

To prevent excessive heating leading to device damage, the OPA4H014-SEP series has an internal thermal shutdown circuit that shuts down the device if the die temperature exceeds approximately 180°C. When this thermal shutdown circuit activates, a built-in hysteresis of 15°C makes sure that the die temperature must drop to approximately 165°C before the device switches on again.

### 7.4 Device Functional Modes

The OPA4H014-SEP has a single functional mode and is operational when the power-supply voltage is greater than 4.5 V ( $\pm$ 2.25 V). The maximum power supply voltage for the OPA4H014-SEP is 18 V ( $\pm$ 9 V).



# 8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 8.1 Application Information

The OPA4H014-SEP is a unity-gain stable, operational amplifier with very low noise, input bias current, and input offset voltage. Applications with noisy or high-impedance power supplies require decoupling capacitors placed close to the device pins. In most cases, 0.1-µF capacitors are adequate. Designers can easily use the rail-to-rail output swing and input range that includes V- to take advantage of the low-noise characteristics of JFET amplifiers while also interfacing to modern, single-supply, precision data converters.

#### 8.1.1 Noise Performance

The OPA4H014-SEP contributes both a voltage noise component and a current noise component. The voltage noise is commonly modeled as a time-varying component of the offset voltage. The current noise is modeled as the time-varying component of the input bias current and reacts with the source resistance to create a voltage component of noise. Therefore, the lowest noise op amp for a given application depends on the source impedance. For low source impedance, current noise is negligible, and voltage noise generally dominates. The OPA4H014-SEP has both low voltage noise and extremely low current noise because of the FET input of the op amp. As a result, the current noise contribution of the OPA4H014-SEP is negligible for any practical source impedance, which makes it the better choice for applications with high source impedance.

 $\stackrel{}{\rightrightarrows}$  1 shows the calculation of the total circuit noise:

$$E_0^2 = e_n^2 + (i_n R_S)^2 + 4kTR_S$$

where

- e<sub>n</sub> = voltage noise
- I<sub>n</sub> = current noise
- R<sub>S</sub> = source impedance
- $k = Boltzmann's constant = 1.38 \times 10^{-23} J/K$
- T = temperature in kelvins (K)

For more details on calculating noise, see セクション 8.1.1.1.



図 8-1. Noise Performance of the OPA4H014-SEP in Unity-Gain Buffer Configuration

Copyright © 2022 Texas Instruments Incorporated

(1)



#### 8.1.1.1 Basic Noise Calculations

Low-noise circuit design requires careful analysis of all noise sources. External noise sources can dominate in many cases; consider the effect of source resistance on overall op amp noise performance. Total noise of the circuit is the root-sum-square combination of all noise components.

The resistive portion of the source impedance produces thermal noise proportional to the square root of the resistance. The source impedance is usually fixed; consequently, select an op amp and feedback resistors that minimize the respective contributions to the total noise.

⊠ 8-2 illustrates both noninverting (A) and inverting (B) op amp circuit configurations with gain. In circuit configurations with gain, the feedback network resistors also contribute noise. In general, the current noise of the op amp reacts with the feedback resistors to create additional noise components. However, the extremely low current noise of the OPA4H014-SEP means that its current noise contribution can be neglected.

Choose feedback resistor values that make these noise sources negligible. Low impedance feedback resistors load the output of the amplifier. The equations for total noise are shown for both configurations.



Noise at the output:

$${\sf E_{O}}^2 = \left[1 + \frac{{\sf R_2}}{{\sf R_1}}\right]^2 {\sf e_n}^2 + \left[\frac{{\sf R_2}}{{\sf R_1}}\right]^2 {\sf e_1}^2 + {\sf e_2}^2 + \left[1 + \frac{{\sf R_2}}{{\sf R_1}}\right]^2 {\sf e_s}^2$$

Where  $e_s = \sqrt{4kTR_s}$  = thermal noise of  $R_s$  $e_1 = \sqrt{4kTR_1}$  = thermal noise of  $R_1$  $e_2 = \sqrt{4kTR_2}$  = thermal noise of  $R_2$ 

B) Noise in Inverting Gain Configuration

R.

R₂ ∧∧∕



$$E_{O}^{2} = \left[1 + \frac{R_{2}}{R_{1} + R_{S}}\right]^{2} e_{n}^{2} + \left[\frac{R_{2}}{R_{1} + R_{S}}\right]^{2} e_{1}^{2} + e_{2}^{2} + \left[\frac{R_{2}}{R_{1} + R_{S}}\right]^{2} e_{s}^{2}$$

Where 
$$e_S = \sqrt{4kTR_S}$$
 = thermal noise of  $R_S$   
 $e_1 = \sqrt{4kTR_1}$  = thermal noise of  $R_1$   
 $e_2 = \sqrt{4kTR_2}$  = thermal noise of  $R_2$ 

Note: For the OPA4H014-SEP operational amplifier at 1 kHz,  $e_n = 5.1 \text{ nV}/\sqrt{\text{Hz}}$ .

ΟEo

#### **図** 8-2. Noise Calculation in Gain Configurations



#### 8.1.2 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

A good understanding of this basic ESD circuitry and the relevance to an electrical overstress event is extremely helpful.  $\boxtimes$  8-3 shows an illustration of the ESD circuits contained in the OPA4H014-SEP (indicated by the larger boxed area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.



(1) V<sub>IN</sub> = +V<sub>S</sub> + 500 mV.

(2) TVS:  $+V_{S(max)} > V_{TVSBR (Min)} > +V_{S}$ 

(3) Suggested value approximately 1 k $\Omega$ .

#### 図 8-3. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

An ESD event produces a short-duration, high-voltage pulse that is transformed into a short-duration, highcurrent pulse while discharging through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent damage. The energy absorbed by the protection circuitry is then dissipated as heat.

When an ESD voltage develops across two or more of the amplifier device pins, current flows through one or more of the steering diodes. Depending on the path that the current takes, the absorption device may activate. The absorption device has a trigger, or threshold voltage, that is greater than the normal operating voltage of the OPA4H014-SEP but less than the device breakdown voltage level. When this threshold is exceeded, the absorption device quickly activates and clamps the voltage across the supply rails to a safe level.

▶ 8-3 shows that when the operational amplifier connects into a circuit, the ESD protection components are intended to remain inactive and not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. If this condition occurs, there is a risk that some of the internal ESD protection circuits may be biased on, and conduct current. Any such current flow occurs through steering diode paths and rarely involves the absorption device.



 $\boxtimes$  8-3 shows a specific example where the input voltage (V<sub>IN</sub>) exceeds the positive supply voltage (+V<sub>S</sub>) by 500 mV or more. Much of what happens in the circuit depends on the supply characteristics. If +V<sub>S</sub> can sink the current, one of the upper input steering diodes conducts and directs current to +V<sub>S</sub>. Excessively high current levels can flow with increasingly higher V<sub>IN</sub>. As a result, the data sheet specifications recommend that applications limit the input current to 10 mA.

If the supply is not capable of sinking the current,  $V_{IN}$  may begin sourcing current to the operational amplifier, and then take over as the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the operational amplifier absolute maximum ratings.

Another common question involves what happens to the amplifier if an input signal is applied to the input while the power supplies  $+V_S$  or  $-V_S$  are at 0 V. Again, the answer depends on the supply characteristic while at 0 V, or at a level below the input signal amplitude. If the supplies appear as high impedance, then the operational amplifier supply current may be supplied by the input source through the current steering diodes. This state is not a normal bias condition; the amplifier most likely will not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current, and any resistance in the input path.

If there is an uncertainty about the ability of the supply to absorb this current, external Zener diodes may be added to the supply pins, as shown in  $\boxtimes$  8-3. The Zener voltage must be selected such that the diode does not turn on during normal operation. However, the Zener voltage must be low enough so that the Zener diode conducts if the supply pin begins to rise above the safe operating supply voltage level.

#### 8.1.3 EMI Rejection

The electromagnetic interference (EMI) rejection ratio, or EMIRR, describes the EMI immunity of operational amplifiers. An adverse effect that is common to many op amps is a change in the offset voltage as a result of RF signal rectification. An op amp that is more efficient at rejecting this change in offset as a result of EMI has a higher EMIRR and is quantified by a decibel value. Measuring EMIRR can be performed in many ways, but this section provides the EMIRR IN+, which specifically describes the EMIRR performance when the RF signal is applied to the noninverting input pin of the op amp. In general, only the noninverting input is tested for EMIRR for the following three reasons:

- Op amp input pins are known to be the most sensitive to EMI, and typically rectify RF signals better than the supply or output pins.
- The noninverting and inverting op amp inputs have symmetrical physical layouts and exhibit nearly matching EMIRR performance
- EMIRR is easier to measure on noninverting pins than on other pins because the noninverting input terminal can be isolated on a PCB. This isolation allows the RF signal to be applied directly to the noninverting input pin with no complex interactions from other components or connecting PCB traces.

The EMIRR IN+ of the OPA4H014-SEP is plotted versus frequency as shown in 🗵 8-4. If available, any dual and quad op-amp device versions have nearly similar EMIRR IN+ performance. The OPA4H014-SEP unity-gain bandwidth is 11 MHz. EMIRR performance less than this frequency denotes interfering signals that fall within the op-amp bandwidth.





図 8-4. OPA4H014-SEP EMIRR

For more information, see the EMI Rejection Ratio of Operational Amplifiers application report, available for download from www.ti.com.

表 8-1 lists the EMIRR IN+ values for the OPA4H014-SEP at particular frequencies commonly encountered in real-world applications. Applications listed in 表 8-1 may be centered on or operated near the particular frequency shown. This information may be of special interest to designers working with these types of applications, or working in other fields likely to encounter RF interference from broad sources, such as the industrial, scientific, and medical (ISM) radio band.

₹ 8-1. OPA4H014-SEP EMIRE IN+ for Frequencies of Interest				
FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+		
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications	53.1 dB		
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications	72.2 dB		
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz)	80.7 dB		
2.4 GHz	802.11b, 802.11g, 802.11n, Bluetooth <sup>®</sup> , mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz)	86.8 dB		
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	91.7 dB		
5 GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz)	96.6 dB		

#### 8.1.4 EMIRR +IN Test Configuration

☑ 8-5 shows the circuit configuration for testing the EMIRR IN+. An RF source is connected to the op-amp noninverting input pin using a transmission line. The op amp is configured in a unity gain buffer topology with the output connected to a low-pass filter (LPF) and a digital multimeter (DMM). A large impedance mismatch at the op amp input causes a voltage reflection; however, this effect is characterized and accounted for when determining the EMIRR IN+. The resulting dc offset voltage is sampled and measured by the multimeter. The LPF isolates the multimeter from residual RF signals that may interfere with multimeter accuracy.









# 8.2 Typical Application



図 8-6. 25-kHz Low-Pass Filter

#### 8.2.1 Design Requirements

Low-pass filters are commonly employed in signal processing applications to reduce noise and prevent aliasing. The OPA4H014-SEP is an excellent choice to construct high-speed, high-precision active filters. 🗵 8-6 shows a second-order, low-pass filter commonly encountered in signal processing applications.

Use the following parameters for this design example:

- Gain = 5 V/V (inverting gain)
- Low-pass cutoff frequency = 25 kHz
- · Second-order Chebyshev filter response with 3-dB gain peaking in the pass band

#### 8.2.2 Detailed Design Procedure

 $\boxtimes$  8-6 shows the infinite-gain multiple-feedback circuit for a low-pass network function. Use  $\neq$  2 to calculate the voltage transfer function.

$$\frac{\text{Output}}{\text{Input}}(s) = \frac{-1/R_1R_3C_2C_5}{s^2 + (s/C_2)(1/R_1 + 1/R_3 + 1/R_4) + 1/R_3R_4C_2C_5}$$
(2)

This circuit produces a signal inversion. For this circuit, the gain at dc and the low-pass cutoff frequency are calculated by  $\neq$  3:

Gain = 
$$\frac{R_4}{R_1}$$
  
 $f_C = \frac{1}{2\pi} \sqrt{(1/R_3 R_4 C_2 C_5)}$ 
(3)

Software tools are readily available to simplify filter design. The Filter Design Tool is a simple, powerful, and easy-to-use active filter design program. The Filter Design Tool helps create optimized filter designs using a selection of TI operational amplifiers and passive components from TI's vendor partners.

Available as a web-based tool from the Design tools and simulation web page, the Filter Design Tool helps to design, optimize, and simulate complete multistage active filter solutions within minutes.



#### 8.2.3 Application Curve



図 8-7. OPA4H014-SEP Second-Order, 25-kHz, Chebyshev, Low-Pass Filter

# 8.3 Power Supply Recommendations

The OPA4H014-SEP op amp is used with single or dual supplies from an operating range of  $V_S = 4.5 \text{ V} (\pm 2.25 \text{ V})$  to  $V_S = 18 \text{ V} (\pm 9 \text{ V})$ . This device does not require symmetrical supplies, but only a minimum supply voltage of 4.5 V ( $\pm 2.25 \text{ V}$ ). For  $V_S$  less than  $\pm 3.5 \text{ V}$ , the common-mode input range does not include midsupply.

注意 Supply voltages higher than 20 V can permanently damage the device; see セクション 6.1.

Place 0.1- $\mu$ F bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see  $\frac{1}{2} \frac{1}{2} \frac$ 

Key parameters are specified over the operating temperature range,  $T_A = -55^{\circ}C$  to  $+125^{\circ}C$ .

### 8.4 Layout

#### 8.4.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the op amp. Use bypass capacitors to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close as possible to the device. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in ⊠ 8-8, keep RF and RG close to the inverting input to minimize parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- For best performance, clean the PCB following board assembly.



• Any precision integrated circuit may experience performance shifts due to moisture ingress into the plastic package. Following any aqueous PCB cleaning process, bake the PCB assembly to remove moisture introduced into the device packaging during the cleaning process. A low temperature, post cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

#### 8.4.2 Layout Example



図 8-8. Operational Amplifier Board Layout for Noninverting Configuration



# 9 Device and Documentation Support

### 9.1 Device Support

#### 9.1.1 Development Support

#### 9.1.1.1 PSpice<sup>®</sup> for TI

PSpice<sup>®</sup> for TI は、アナログ回路の性能評価に役立つ設計およびシミュレーション環境です。レイアウトと製造に移る前に、サブシステムの設計とプロトタイプ・ソリューションを作成することで、開発コストを削減し、市場投入までの期間を短縮できます。

#### 9.1.1.2 TINA-TI™ Simulation Software (Free Download)

TINA-TI<sup>™</sup> simulation software is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI simulation software is a free, fully-functional version of the TINA<sup>™</sup> software, preloaded with a library of macromodels, in addition to a range of both passive and active models. TINA-TI simulation software provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Design tools and simulation web page, TINA-TI simulation software offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

#### 注

These files require that either the TINA software or TINA-TI software be installed. Download the free TINA-TI simulation software from the TINA-TI™ software folder.

#### 9.1.1.3 Filter Design Tool

The Filter Design Tool is a simple, powerful, and easy-to-use active filter design program. The Filter Design Tool helps create optimized filter designs using a selection of TI operational amplifiers and passive components from TI's vendor partners.

Available as a web-based tool from the Design tools and simulation web page, The Filter Design Tool helps to design, optimize, and simulate complete multistage active filter solutions within minutes.

### 9.2 Documentation Support

#### 9.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Compensate Transimpedance Amplifiers Intuitively application report
- Texas Instruments, Operational amplifier gain stability, Part 3: AC gain-error analysis
- Texas Instruments, Operational amplifier gain stability, Part 2: DC gain-error analysis
- Texas Instruments, Using infinite-gain, MFB filter topology in fully differential active filters
- Texas Instruments, Op Amp Performance Analysis application bulletin
- Texas Instruments, Single-Supply Operation of Operational Amplifiers application bulletin
- Texas Instruments, Shelf-Life Evaluation of Lead-Free Component Finishes application report
- Texas Instruments, Feedback Plots Define Op Amp AC Performance application bulletin
- Texas Instruments, EMI Rejection Ratio of Operational Amplifiers Application Report application report

#### 9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.





# 9.4 サポート・リソース

TI E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 9.5 Trademarks

TINA-TI<sup>™</sup> and TI E2E<sup>™</sup> are trademarks of Texas Instruments.

TINA<sup>™</sup> is a trademark of DesignSoft, Inc.

Bluetooth® is a registered trademark of Bluetooth SIG, Inc.

PSpice® is a registered trademark of Cadence Design Systems, Inc.

すべての商標は、それぞれの所有者に帰属します。

#### 9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

#### 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA4H014PWSEP	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	O4H01A	Samples
OPA4H014PWTSEP	ACTIVE	TSSOP	PW	14	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	O4H01A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM



www.ti.com

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA4H014PWTSEP	TSSOP	PW	14	250	180.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

9-Aug-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA4H014PWTSEP	TSSOP	PW	14	250	210.0	185.0	35.0

# TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

# TUBE



# - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
OPA4H014PWSEP	PW	TSSOP	14	90	530	10.2	3600	3.5

# **PW0014A**



# **PACKAGE OUTLINE**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0014A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0014A

# **EXAMPLE STENCIL DESIGN**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

#### 重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated