


# LP875701-Q1 4 相 3MHz 1V 10A DC/DC 降圧コンバータ、スイッチ内蔵

## 1 特長

- 車載アプリケーション向けに認定済み
- 下記内容で AEC-Q100 認定済み
  - デバイス温度グレード 1: -40°C ~ +125°C の動作時周囲温度範囲
  - デバイス HBM ESD 分類レベル 2
  - デバイス CDM ESD 分類レベル C4B
- 入力電圧: 2.8V ~ 5.5V
- 出力電圧: 1.0V
- 4 つの高効率降圧 DC/DC コンバータ・コア:
  - 最大出力電流: 10A (1 相あたり 2.5A)
- スイッチング周波数: 3MHz
- スペクトラム拡散モードと位相インターリーピング
- 構成可能な汎用 I/O (GPIO)
- Standard (100kHz)、Fast (400kHz)、Fast+ (1MHz)、High-Speed (3.4MHz) モードをサポートする I<sup>2</sup>C 互換インターフェイス
- マスクをプログラム可能な割り込み機能
- プログラム可能なパワー・グッド信号 (PGOOD)
- 出力短絡および過負荷保護
- 過熱警告および保護
- 過電圧保護 (OVP) および低電圧誤動作防止 (UVLO)

## 2 アプリケーション

- 車載インフォテインメント
- クラスタ
- レーダー
- カメラ電源アプリケーション



概略回路図

## 3 概要

LP875701-Q1 は、各種の車載電源用途で最先端のプロセッサおよびプラットフォームの電力管理要件を満たすように設計されています。4 つの降圧 DC/DC コンバータ・コアを搭載しており、これらは強制 PWM モードの 4 相出力として構成されています。このデバイスは、I<sup>2</sup>C 互換シリアル・インターフェイスとイネーブル信号により制御されます。


LP875701-Q1 は多相出力のリモート差動電圧センシングに対応しており、レギュレータ出力とポイント・オブ・ロード (POL) との間の IR 降下を補償することで出力電圧の精度を高めることができます。スイッチング・クロックを強制的に PWM モードに設定し、外部クロックと同期して、外乱による変動を最小限に抑えることができます。

LP875701-Q1 では、外部電流センス抵抗を追加せずに負荷電流を測定できます。また、LP875701-Q1 は起動時およびシャットダウン時の遅延をプログラム可能であり、シーケンスをイネーブル信号に同期させることができます。このシーケンスには、外部レギュレータ、負荷スイッチ、プロセッサのリセットを制御するための GPIO 信号も含めることができます。起動時には、出力スルーレートを制御して、出力電圧のオーバーシュートや突入電流を最小限に抑えます。

### 製品情報<sup>(1)</sup>

部品番号	パッケージ	本体サイズ (公称)
LP875701-Q1	VQFN-HR (26)	4.50mm × 4.00mm

- (1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。



効率と出力電流との関係



## Table of Contents

<b>1 特長</b> .....	1	7.5 Programming.....	31
<b>2 アプリケーション</b> .....	1	7.6 Register Maps.....	34
<b>3 概要</b> .....	1	<b>8 Application and Implementation</b> .....	56
<b>4 Revision History</b> .....	2	8.1 Application Information.....	56
<b>5 Pin Configuration and Functions</b> .....	3	8.2 Typical Application.....	56
<b>6 Specifications</b> .....	5	<b>9 Power Supply Recommendations</b> .....	61
6.1 Absolute Maximum Ratings.....	5	<b>10 Layout</b> .....	62
6.2 ESD Ratings.....	5	10.1 Layout Guidelines.....	62
6.3 Recommended Operating Conditions.....	5	10.2 Layout Example.....	63
6.4 Thermal Information.....	6	<b>11 Device and Documentation Support</b> .....	64
6.5 Electrical Characteristics.....	6	11.1 Receiving Notification of Documentation Updates..	64
6.6 I <sup>2</sup> C Serial Bus Timing Requirements.....	10	11.2 サポート・リソース.....	64
6.7 Typical Characteristics.....	12	11.3 Trademarks.....	64
<b>7 Detailed Description</b> .....	13	11.4 Electrostatic Discharge Caution.....	64
7.1 Overview.....	13	11.5 Glossary.....	64
7.2 Functional Block Diagram.....	14	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	64
7.3 Feature Descriptions.....	14		
7.4 Device Functional Modes.....	30		

## 4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

### Changes from Revision \* (December 2019) to Revision A (August 2021)

Page

- |                                  |   |
|----------------------------------|---|
| • 文書全体にわたって表、図、相互参照の採番方法を更新..... | 1 |
|----------------------------------|---|



表 5-1. Pin Functions (continued)

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NO.	NAME		
14	FB_B1	A	Output voltage feedback (positive) for the BUCK1 converter. This pin functions alternatively as the output ground feedback (negative) for the BUCK0 converter.
15	EN2	D//O	Programmable enable signal for the buck regulators (can be also configured to select between two buck output voltage levels). This pin functions alternatively as GPIO2.
16	PGOOD	D/O	Power-good indication signal
18	VANA	P	Supply voltage for the analog and digital blocks. This pin must be connected to the same node as VIN_Bx.
19	nINT	D/O	Open-drain interrupt output. This pin is active low.
20	NRST	D/I	Reset signal for the device
21	FB_B3	A	Output voltage feedback (positive) for the BUCK3 converter. This pin functions alternatively as the output ground feedback (negative) for the BUCK2 converter.
22	VIN_B3	P	Input for the BUCK3 converter. The separate power pins, VIN_Bx, are not connected together internally. The VIN_Bx pins must be connected together in the application and be locally bypassed.
23	SW_B3	A	BUCK3 switch node
24	PGND_B23	G	Power ground for the BUCK2 and BUCK3 converters
25	SW_B2	A	BUCK2 switch node
26	VIN_B2	P	Input for the BUCK2 converter. The separate power pins, VIN_Bx, are not connected together internally. The VIN_Bx pins must be connected together in the application and be locally bypassed.

(1) A: Analog Pin, D: Digital Pin, G: Ground Pin, P: Power Pin, I: Input Pin, O: Output Pin

## 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1) (2)</sup>

		MIN	MAX	UNIT
Voltage on power connections	VIN_Bx, VANA	-0.3	6	V
Voltage on buck switch nodes	SW_Bx	-0.3	(VIN_Bx + 0.3 V) with 6 V maximum	V
Voltage on buck voltage sense nodes	FB_Bx	-0.3	(VANA + 0.3 V) with 6 V maximum	V
Voltage on NRST input	NRST	-0.3	6	V
Voltage on logic pins (input or output pins)	SDA, SCL, nINT, CLKIN	-0.3	6	V
	EN1 (GPIO1), EN2 (GPIO2), EN3 (GPIO3), PGOOD	-0.3	(VANA + 0.3 V) with 6 V maximum	V
Maximum lead temperature (soldering, 10 sec.)			260	°C
Junction temperature, T <sub>J-MAX</sub>		-40	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground.

### 6.2 ESD Ratings

			VALUE	UNIT	
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V	
		Charged-device model (CDM), per AEC Q100-011	All pins		±500
			Corner pins (1, 8, 14, and 21)		±750

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
<b>INPUT VOLTAGE</b>				
Voltage on power connections	VIN_Bx, VANA	2.8	5.5	V
Voltage on NRST	NRST	1.65	VANA with 5.5 V maximum	V
Voltage on logic pins (input or output pins)	nINT, CLKIN	1.65	5.5	V
Voltage on logic pins (input or output pins)	ENx, PGOOD	0	VANA with 5.5 V maximum	V
Voltage on I <sup>2</sup> C interface, standard (100 kHz), fast (400 kHz), fast+ (1 MHz), and high-speed (3.4 MHz) modes	SCL, SDA	1.65	1.95	V
Voltage on I <sup>2</sup> C interface, standard (100 kHz), fast (400 kHz), and fast+ (1 MHz) modes	SCL, SDA	3.1	VANA with 3.6 V maximum	V
<b>TEMPERATURE</b>				
Junction temperature, T <sub>J</sub>		-40	140	°C
Ambient temperature, T <sub>A</sub>		-40	125	°C

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		LP875701-Q1	UNIT
		RNF (VQFN-HR)	
		26 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	34.6	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	16.5	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	4.7	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.6	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	4.7	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.4	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

## 6.5 Electrical Characteristics

–40°C ≤ T<sub>J</sub> ≤ +140°C, C<sub>POL</sub> = 122 μF/phase, specified V<sub>VANA</sub>, V<sub>VIN\_Bx</sub>, V<sub>NRST</sub>, V<sub>VOUT\_Bx</sub>, and I<sub>OUT</sub> range, unless otherwise noted. Typical values are at T<sub>J</sub> = 25°C, V<sub>VANA</sub> = V<sub>VIN\_Bx</sub> = 3.7 V, and V<sub>OUT</sub> = 1.0 V, unless otherwise noted.<sup>(1)</sup>

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
<b>EXTERNAL COMPONENTS</b>							
C <sub>IN</sub>	Input filtering capacitance	Connected from VIN_Bx to PGND_Bx		1.9	10	μF	
C <sub>OUT</sub>	Output filtering capacitance per phase, local			10	22	μF	
C <sub>POL</sub>	Point-of-load (POL) capacitance per phase				122	μF	
C <sub>OUT-TOTAL</sub>	Total output capacitance <sup>(2)</sup> (local and POL)	4-phase output		400	1500	μF	
ESR <sub>C</sub>	ESR of the input and output capacitor	1 MHz ≤ f ≤ 10 MHz			2	10	mΩ
L	Inductor value and tolerance of the inductor				0.33		μH
				–30%		30%	
DCR <sub>L</sub>	Inductor DCR				20		mΩ
<b>BUCK REGULATOR</b>							
V <sub>VIN_Bx</sub>	Input voltage range			2.8		5.5	V
I <sub>OUT</sub>	Output current <sup>(3)</sup> The maximum output current from device is 10A regardless of device phase configurations.	4-phase output, V <sub>IN</sub> ≥ 3 V				10	A
		4-phase output, 2.8 V ≤ V <sub>IN</sub> < 3 V				7.2	
	Input and output voltage difference Minimum voltage between VIN_x and V <sub>OUT</sub> to fulfill the electrical characteristics			0.5			V
V <sub>VOUT_DC</sub>	DC output voltage and accuracy, includes voltage reference, DC load and line regulations, process, and temperature	V <sub>IN</sub> = 3.3 V +/- 5% , 5 V +/- 5%, forced PWM mode, forced 4-phase operation, f <sub>SW</sub> = 3 MHz +/- 10% (either through internal or external clock), in case external clock is used: spread-spectrum disabled		0.985	1	1.015	V
	Ripple voltage	4-phase output, forced PWM mode, ESR <sub>C</sub> < 2 mΩ, L = 0.33 μH			3		mV <sub>p-p</sub>
DC <sub>LNR</sub>	DC line regulation	I <sub>OUT</sub> = I <sub>OUT(max)</sub>			0.1		%/V
DC <sub>LDR</sub>	DC load regulation in PWM mode	0 A ≤ I <sub>OUT</sub> ≤ I <sub>OUT(max)</sub>			0.01		%/A

## 6.5 Electrical Characteristics (continued)

–40°C ≤ T<sub>J</sub> ≤ +140°C, C<sub>POL</sub> = 122 μF/phase, specified V<sub>VANA</sub>, V<sub>VIN\_Bx</sub>, V<sub>NRST</sub>, V<sub>VOUT\_Bx</sub>, and I<sub>OUT</sub> range, unless otherwise noted. Typical values are at T<sub>J</sub> = 25°C, V<sub>VANA</sub> = V<sub>VIN\_Bx</sub> = 3.7 V, and V<sub>OUT</sub> = 1.0 V, unless otherwise noted.<sup>(1)</sup>

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
TR <sub>LDSR</sub>	Transient load step response in PWM mode		±12		mV	
	V <sub>IN</sub> = 5 V +/- 5%, f <sub>SW</sub> = 3 MHz +/- 10% (either through internal or external clock), in case external clock is used: spread-spectrum disabled, forced 4-phase operation, forced PWM mode 1.5 A ≤ I <sub>OUT</sub> ≤ 7.5 A, t <sub>r</sub> = t <sub>f</sub> = 1 μs, C <sub>OUT</sub> = 22 μF/phase, L = 0.33 μH, C <sub>POL</sub> = 122 μF/phase		±15			
TR <sub>LNSR</sub>	Transient line response	V <sub>VIN_Bx</sub> stepping 3.15 V ↔ 3.4 V, t <sub>r</sub> = t <sub>f</sub> = 10 μs, I <sub>OUT</sub> = I <sub>OUT(max)</sub>	±2		mV	
I <sub>LIM FWD</sub>	Forward current limit for each phase (peak for each switching cycle)	V <sub>VIN_Bx</sub> ≥ 3 V Forward current limit for each phase set to 3.5A (ILIMx[2:0]=4h)	3.3	3.8	4.2	A
		2.8 V ≤ V <sub>VIN_Bx</sub> < 3 V Forward current limit for each phase set to 3.5A (ILIMx[2:0]=4h)	2.8	3.8	4.2	
I <sub>LIM NEG</sub>	Negative current limit per phase (peak for each switching cycle)		1.6	2	2.4	A
R <sub>DS(ON) HS FET</sub>	On-resistance, high-side FET	Each phase, between V <sub>IN_Bx</sub> and SW <sub>Bx</sub> pins, I = 1 A		29	65	mΩ
R <sub>DS(ON) LS FET</sub>	On-resistance, low-side FET	Each phase, between SW <sub>Bx</sub> and PGND <sub>Bx</sub> pins, I = 1 A		17	35	mΩ
f <sub>SW</sub>	Switching frequency, PWM mode		2.7	3	3.3	MHz
	Current balancing for multiphase outputs	Current mismatch between phases, I <sub>OUT</sub> > 1 A/phase			10%	
	Start-Up time (soft start)	From ENx to V <sub>OUT</sub> = 0.35 V (slew-rate control begins), C <sub>OUT_TOTAL</sub> = 144 μF/phase		200		μs
	Output voltage slew-rate <sup>(4)</sup>		3.23	3.8	4.4	mV/μs
	Output pulldown resistance	Regulator disabled	160	230	300	Ω
Output voltage monitoring for PGOOD pin	Overvoltage monitoring (compared to DC output-voltage level, V <sub>VOUT_DC</sub> )		39	50	64	mV
	Undervoltage monitoring (compared to DC output-voltage level, V <sub>VOUT_DC</sub> )		–53	–40	–29	
	Deglitch time during regulator enable PGOOD_SET_DELAY = 0h		4	7	10	μs
	Deglitch time during regulator enable PGOOD_SET_DELAY = 1h		10	11	13	ms
	Deglitch time during operation and after voltage change		4	7	10	μs
Power-good threshold for interrupt BUCKx_PG_INT, difference from final voltage	Rising ramp voltage, enable or voltage change		–20	–14	–8	mV
	Falling ramp voltage, voltage change		8	14	20	

## 6.5 Electrical Characteristics (continued)

–40°C ≤ T<sub>J</sub> ≤ +140°C, C<sub>POL</sub> = 122 μF/phase, specified V<sub>VANA</sub>, V<sub>VIN\_Bx</sub>, V<sub>NRST</sub>, V<sub>VOUT\_Bx</sub>, and I<sub>OUT</sub> range, unless otherwise noted. Typical values are at T<sub>J</sub> = 25°C, V<sub>VANA</sub> = V<sub>VIN\_Bx</sub> = 3.7 V, and V<sub>OUT</sub> = 1.0 V, unless otherwise noted.<sup>(1)</sup>

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power-good threshold for status bit BUCKx_PG_STAT	During operation, status signal is forced to 0h during voltage change	–20	–14	–8	mV
<b>EXTERNAL CLOCK AND PLL</b>					
Nominal frequency of the external input clock		1		24	MHz
Nominal frequency step size of the external input clock			1		MHz
Required accuracy from nominal frequency of the external input clock		–30%		10%	
Delay time for missing external clock detection				1.8	μs
Delay and debounce time for external clock detection				20	μs
Clock change delay (internal to external) delay from valid clock detection to use of external clock			600		μs
Cycle-to-cycle PLL output clock jitter			300		ps, p-p
<b>PROTECTION FUNCTIONS</b>					
Thermal warning	Temperature rising, TDIE_WARN_LEVEL = 0h	115	125	135	°C
	Temperature rising, TDIE_WARN_LEVEL = 1h	127	137	147	
Thermal warning hysteresis			20		°C
Thermal shutdown	Temperature rising	140	150	160	°C
Thermal shutdown hysteresis			20		°C
VANA <sub>OVP</sub> VANA overvoltage	Voltage rising	5.6	5.8	6.1	V
	Voltage falling	5.45	5.73	5.96	
VANA overvoltage hysteresis		40			mV
VANA <sub>UVLO</sub> VANA undervoltage lockout	Voltage rising	2.51	2.63	2.75	V
	Voltage falling	2.5	2.6	2.7	
<b>LOAD CURRENT MEASUREMENT</b>					
Current measurement range	Output current for maximum code			20.47	A
Resolution	LSB		20		mA
Measurement accuracy	I <sub>OUT</sub> > 1 A		<10%		
Measurement time	PWM mode		4		μs
<b>CURRENT CONSUMPTION</b>					
Shutdown current consumption	From VANA and VIN_Bx pins, NRST = 0 V, VANA = VIN_Bx = 3.7 V		1.4		μA
Standby current consumption	From VANA and VIN_Bx pins, NRST = 1.8 V, VANA = VIN_Bx = 3.7 V, regulators disabled		6.7		μA



## 6.5 Electrical Characteristics (continued)

–40°C ≤ T<sub>J</sub> ≤ +140°C, C<sub>POL</sub> = 122 μF/phase, specified V<sub>VANA</sub>, V<sub>VIN\_BX</sub>, V<sub>NRST</sub>, V<sub>VOUT\_BX</sub>, and I<sub>OUT</sub> range, unless otherwise noted. Typical values are at T<sub>J</sub> = 25°C, V<sub>VANA</sub> = V<sub>VIN\_BX</sub> = 3.7 V, and V<sub>OUT</sub> = 1.0 V, unless otherwise noted.<sup>(1)</sup>

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Active current consumption during PWM operation	Total current for forced 4-phase operation, V <sub>IN</sub> = 3.3 V		70		mA	
	Total current for forced 4-phase operation, V <sub>IN</sub> = 5 V		103			
PLL and clock detector current consumption	Additional current consumption when internal RC oscillator, clock detector and PLL are enabled		2		mA	
<b>DIGITAL INPUT SIGNALS: NRST, EN1, EN2, EN3, EN4, SCL, SDA, GPIO1, GPIO2, GPIO3, CLKIN</b>						
V <sub>IL</sub>	Input low level			0.4	V	
V <sub>IH</sub>	Input high level	1.2			V	
V <sub>HYS</sub>	Hysteresis of Schmitt trigger inputs	10	77	200	mV	
	ENx pulldown resistance	ENx_PD = 1h	500		kΩ	
	NRST pulldown resistance	Always present	650	1150	1700	kΩ
<b>DIGITAL OUTPUT SIGNALS: nINT</b>						
V <sub>OL</sub>	Output low level	I <sub>SOURCE</sub> = 2 mA		0.4	V	
R <sub>P</sub>	External pullup resistor	To VIO supply	10		kΩ	
<b>DIGITAL OUTPUT SIGNALS: SDA</b>						
V <sub>OL</sub>	Output low level	I <sub>SOURCE</sub> = 10 mA		0.4	V	
<b>DIGITAL OUTPUT SIGNALS: PGOOD, GPIO1, GPIO2, GPIO3</b>						
V <sub>OL</sub>	Output low level	I <sub>SOURCE</sub> = 2 mA		0.4	V	
V <sub>OH</sub>	Output high level, configured to push-pull	I <sub>SINK</sub> = 2 mA	V <sub>VANA</sub> – 0.4	V <sub>VANA</sub>	V	
V <sub>PU</sub>	Supply voltage for external pull-up resistor, configured to open-drain			V <sub>VANA</sub>	V	
R <sub>PU</sub>	External pullup resistor, configured to open-drain		10		kΩ	
<b>ALL DIGITAL INPUTS</b>						
I <sub>LEAK</sub>	Input current	All logic inputs over pin voltage range (except NRST)	–1	1	μA	

- (1) All voltage values are with respect to network ground.
- (2) The output voltage slew-rate setting limits the maximum output capacitance.
- (3) The maximum output current can be limited by the forward current limit I<sub>LIM\_FWD</sub> and by the junction temperature. The power dissipation inside the die depends on the length of the current pulse and efficiency and the junction temperature may increase to thermal shutdown level if the board and ambient temperatures are high.
- (4) Output capacitance, forward and negative current limits and load current may limit the maximum and minimum slew rates.


## 6.6 I<sup>2</sup>C Serial Bus Timing Requirements

These specifications are ensured by design.  $V_{IN\ BX} = 3.7\text{ V}$ , unless otherwise noted.

		MIN	MAX	UNIT	
$f_{SCL}$	Serial clock frequency	Standard mode	100	kHz	
		Fast mode	400		
		Fast mode+	1	MHz	
		High-speed mode, $C_b = 100\text{ pF}$	3.4		
		High-speed mode, $C_b = 400\text{ pF}$	1.7		
$t_{LOW}$	SCL low time	Standard mode	4.7	$\mu\text{s}$	
		Fast mode	1.3		
		Fast mode+	0.5		
		High-speed mode, $C_b = 100\text{ pF}$	160	ns	
		High-speed mode, $C_b = 400\text{ pF}$	320		
$t_{HIGH}$	SCL high time	Standard mode	4	$\mu\text{s}$	
		Fast mode	0.6		
		Fast mode+	0.26		
		High-speed mode, $C_b = 100\text{ pF}$	60	ns	
		High-speed mode, $C_b = 400\text{ pF}$	120		
$t_{SU,DAT}$	Data setup time	Standard mode	250	ns	
		Fast mode	100		
		Fast mode+	50		
		High-speed mode	10		
$t_{HD,DAT}$	Data hold time	Standard mode	10	3450	ns
		Fast mode	10	900	
		Fast mode+	10		
		High-speed mode, $C_b = 100\text{ pF}$	10	70	ns
		High-speed mode, $C_b = 400\text{ pF}$	10	150	
$t_{SU,STA}$	Setup time for a start or a repeated start condition	Standard mode	4.7	$\mu\text{s}$	
		Fast mode	0.6		
		Fast mode+	0.26		
		High-speed mode	160	ns	
$t_{HD,STA}$	Hold time for a start or a repeated start condition	Standard mode	4	$\mu\text{s}$	
		Fast mode	0.6		
		Fast mode+	0.26		
		High-speed mode	160	ns	
$t_{BUF}$	Bus free time between a stop and start condition	Standard mode	4.7	$\mu\text{s}$	
		Fast mode	1.3		
		Fast mode+	0.5		
$t_{SU,STO}$	Setup time for a stop condition	Standard mode	4	$\mu\text{s}$	
		Fast mode	0.6		
		Fast mode+	0.26		
		High-speed mode	160	ns	
$t_{rDA}$	Rise time of SDA signal	Standard mode		1000	ns
		Fast mode	20	300	
		Fast mode+		120	
		High-speed mode, $C_b = 100\text{ pF}$	10	80	
		High-speed mode, $C_b = 400\text{ pF}$	20	160	

These specifications are ensured by design.  $V_{IN\_BX} = 3.7\text{ V}$ , unless otherwise noted.


		MIN	MAX	UNIT	
$t_{fDA}$	Fall time of SDA signal	Standard mode		300	ns
		Fast mode	$20 \times (V_{DD} / 5.5\text{ V})$	300	
		Fast mode+	$20 \times (V_{DD} / 5.5\text{ V})$	120	
		High-speed mode, $C_b = 100\text{ pF}$	10	80	
		High-speed mode, $C_b = 400\text{ pF}$	30	160	
$t_{rCL}$	Rise time of SCL signal	Standard mode		1000	ns
		Fast mode	20	300	
		Fast mode+		120	
		High-speed mode, $C_b = 100\text{ pF}$	10	40	
		High-speed mode, $C_b = 400\text{ pF}$	20	80	
$t_{rCL1}$	Rise time of SCL signal after a repeated start condition and after an acknowledge bit	High-speed mode, $C_b = 100\text{ pF}$	10	80	ns
		High-speed mode, $C_b = 400\text{ pF}$	20	160	
$t_{fCL}$	Fall time of a SCL signal	Standard mode		300	ns
		Fast mode	$20 \times (V_{DD} / 5.5\text{ V})$	300	
		Fast mode+	$20 \times (V_{DD} / 5.5\text{ V})$	120	
		High-speed mode, $C_b = 100\text{ pF}$	10	40	
		High-speed mode, $C_b = 400\text{ pF}$	20	80	
$C_b$	Capacitive load for each bus line (SCL and SDA)		400	pF	
$t_{SP}$	Pulse width of spike suppressed (SCL and SDA spikes that are less than the indicated width are suppressed)	Standard mode, fast mode and fast mode+		50	ns
		High-speed mode		10	



**6-1. I<sup>2</sup>C Timing**


## 6.7 Typical Characteristics

Unless otherwise specified:  $T_A = 25^\circ\text{C}$ ,  $V_{IN} = 3.7\text{ V}$ ,  $V_{OUT} = 1\text{ V}$ ,  $V_{(NRST)} = 1.8\text{ V}$ ,  $f_{SW} = 3\text{ MHz}$ ,  $L = 0.33\text{ }\mu\text{H}$  (Murata DFE252012PD-R33M),  $C_{OUT} = 22\text{ }\mu\text{F / phase}$ ,  $C_{POL} = 122\text{ }\mu\text{F / phase}$ .



$V_{(NRST)} = 0\text{ V}$

**6-2. Shutdown Current Consumption vs Input Voltage**



$V_{(NRST)} = 1.8\text{ V}$  Regulators disabled

**6-3. Standby Current Consumption vs Input Voltage**

## 7 Detailed Description

### 7.1 Overview

The LP875701-Q1 is a high-efficiency, high-performance power supply device with four step-down DC/DC converter cores for automotive applications. [表 7-1](#) lists the output characteristics of the regulators.

**表 7-1. Regulator Outputs**

SUPPLY	OUTPUT		
	V <sub>OUT</sub> RANGE	RESOLUTION	I <sub>MAX</sub> MAXIMUM OUTPUT CURRENT
BUCK0, BUCK1, BUCK2, BUCK3 in one 4-phase output	1.0 V	Not Applicable	2.5 A per phase


The LP875701-Q1 also supports switching clock synchronization to an external clock. The nominal frequency of the external clock can be from 1 MHz to 24 MHz with 1-MHz steps.

Additional features include:

- Soft start
- Input voltage protection:
  - Undervoltage lockout
  - Overvoltage protection
- Output voltage monitoring and protection:
  - Overvoltage monitoring
  - Undervoltage monitoring
  - Overload protection
- Thermal warning
- Thermal shutdown

Three enable signals can be multiplexed to general purpose I/O (GPIO) signals. The direction and output type (open-drain or push-pull) are programmable for the GPIOs.

## 7.2 Functional Block Diagram



## 7.3 Feature Descriptions

### 7.3.1 Multi-Phase DC/DC Converters

#### 7.3.1.1 Overview

The LP875701-Q1 includes four step-down DC/DC converter cores which are configured as a 4-phase single output.

The LP875701-Q1 has the following features:


- Optional external clock input to minimize crosstalk
- Optional spread spectrum technique to decrease EMI
- Phase control for optimized EMI
- Synchronous rectification
- Current mode loop with PI compensator
- Soft start
- Power Good flag with maskable interrupt
- Power Good signal (PGOOD) with selectable sources
- Average output current sensing (for load current measurement)
- Current balancing between the phases of the converter
- Differential voltage sensing from point of the load for multiphase output

The following parameters can be programmed via registers:

- Forced multiphase operation for multiphase outputs (forces also the PWM operation)
- Enable and disable delays for regulators and GPIOs controlled by ENx pins


The 4 buck converters in the LP875701-Q1 operate in forced multiphase configuration as one 4-phase converter, which offers several advantages over one power stage converter. For application processor power delivery, lower ripple on the input and output currents and faster transient response to load steps are the most significant advantages. Also, because the load current is evenly shared among multiple channels in multiphase output configuration, the heat generated is greatly decreased for each channel due to the fact that power loss is proportional to square of current. The physical size of the output inductor shrinks significantly due to this heat reduction. [Figure 7-1](#) shows a block diagram of a single core.

Interleaving switching action of the 4-phase converter is shown in [Figure 7-2](#). The 4-phase converter switches each channel 90° apart. As a result, the 4-phase converter has an effective ripple frequency four times greater than the switching frequency of a one phase converter



Copyright © 2017, Texas Instruments Incorporated

**Figure 7-1. Detailed Block Diagram Showing One Core**



A. Graph is not in scale and is for illustrative purposes only.

**Figure 7-2. Example of PWM Timings, Inductor Current Waveforms, and Total Output Current in 4-Phase Configuration.**

### 7.3.1.2 Multiphase Switcher Configurations

In single 4-phase output configuration the BUCK0 is master for the BUCK0, BUCK1, BUCK2, BUCK3 output.

In the multiphase configuration the control of the multiphase regulator settings is done using the control registers of the master buck. The following slave registers are ignored:

- BUCKx\_CTRL1 register, except EN\_RDISx bit
- BUCKx\_DELAY register
- interrupt bits related to the slave buck, except BUCKx\_ILIM\_INT




### 7.3.1.3 Buck Converter Load-Current Measurement

Buck load current can be monitored through I<sup>2</sup>C registers. The monitored buck converter is selected with the LOAD\_CURRENT\_BUCK\_SELECT[1:0] bits in SEL\_I\_LOAD register. A write to this selection register starts a current measurement sequence. The measurement sequence is 50 μs long, maximum. The LP875701-Q1 device can be configured to give out an interrupt (I\_LOAD\_READY bit in INT\_TOP1 register) after the load current measurement sequence is finished. Load current measurement interrupt can be masked with I\_LOAD\_READY\_MASK bit (TOP\_MASK1 register). The measurement result can be read from registers I\_LOAD\_1 and I\_LOAD\_2. Register I\_LOAD\_1 bits BUCK\_LOAD\_CURRENT[7:0] give out the LSB bits and register I\_LOAD\_2 bits BUCK\_LOAD\_CURRENT[9:8] the MSB bits. The measurement result BUCK\_LOAD\_CURRENT[9:0] LSB is 20 mA, and maximum value of the measurement corresponds to 20.46 A. If the selected buck regulator is a master phase, the measured current is the total value of the master and slave phases. If the selected buck regulator is a slave phase, the measured current is the output current of the selected phase.

### 7.3.1.4 Spread-Spectrum Mode

Systems with periodic switching signals may generate a large amount of switching noise in a set of narrowband frequencies (the switching frequency and its harmonics). The usual solution to decrease noise coupling is to add EMI filters and shields to the boards. The LP875701-Q1 device has register selectable spread-spectrum mode which minimizes the need for output filters, ferrite beads, or chokes. In spread-spectrum mode, the switching frequency varies around the center frequency, reducing the EMI emissions radiated by the converter and associated passive components and PCB traces (see [Figure 7-3](#)). This feature is available only when internal RC oscillator is used (PLL\_MODE[1:0] = 00 in PLL\_CTRL register), and it is enabled with the EN\_SPREAD\_SPEC bit (PIN\_FUNCTION register), and it affects all the buck cores.




Where a fixed-frequency converter exhibits large amounts of spectral energy at the switching frequency, the spread-spectrum architecture of the LP875701-Q1 spreads that energy over a large bandwidth.

**Figure 7-3. Spread-Spectrum Modulation**

### 7.3.2 Sync Clock Functionality

The LP875701-Q1 device contains a CLKIN input to synchronize switching clock of the buck regulator with the external clock. The block diagram of the clocking and PLL module is shown in [Figure 7-4](#). Depending on the PLL\_MODE[1:0] bits (in PLL\_CTRL register) and the external clock availability, the external clock is selected and interrupt is generated as shown in [Table 7-2](#). The interrupt can be masked with SYNC\_CLK\_MASK bit in TOP\_MASK1 register. The nominal frequency of the external input clock is set by EXT\_CLK\_FREQ[4:0] bits (in PLL\_CTRL register) and it can be from 1 MHz to 24 MHz with 1-MHz steps. The external clock must be inside accuracy limits (–30%/+10%) for valid clock detection.

The NO\_SYNC\_CLK interrupt (in INT\_TOP1 register) is also generated in cases the external clock is expected but it is not available. These cases are start-up (read OTP-to-STANDBY transition) when PLL\_MODE[1:0] = 01 and regulator enable (STANDBY-to-ACTIVE transition) when PLL\_MODE[1:0] = 10.



Copyright © 2017, Texas Instruments Incorporated

**Figure 7-4. Clock and PLL Module**

**表 7-2. PLL Operation**

DEVICE OPERATION MODE	PLL_MODE[1:0]	PLL AND CLOCK DETECTOR STATE	INTERRUPT FOR EXTERNAL CLOCK	CLOCK
STANDBY	0h	Disabled	No	Internal RC
ACTIVE	0h	Disabled	No	Internal RC
STANDBY	1h	Enabled	When external clock appears or disappears	Automatic change to external clock when available
ACTIVE	1h	Enabled	When external clock appears or disappears	Automatic change to external clock when available
STANDBY	2h	Disabled	No	Internal RC
ACTIVE	2h	Enabled	When external clock appears or disappears	Automatic change to external clock when available
STANDBY	3h	Reserved		
ACTIVE	3h	Reserved		

### 7.3.3 Power-Up

The power-up sequence for the LP875701-Q1 is as follows:

- VANA (and VIN\_Bx) reach minimum recommended level ( $V_{VANA} > V_{VANA_{UVLO}}$ ).
- NRST is set to high level (or shorted to VANA). This initiates power-on-reset (POR), OTP reading and enables the system I/O interface. The I<sup>2</sup>C host must wait at least 1.2 ms before applying signals to ENx pins or writing or reading data to the LP875701-Q1.
- Device goes to the STANDBY-mode .
- The host can change the default register setting by I<sup>2</sup>C if needed.
- The regulator(s) can be enabled/disabled by ENx pin(s) and by I<sup>2</sup>C interface.

## 7.3.4 Regulator Control

### 7.3.4.1 Enabling and Disabling Regulators

One or more regulators can be enabled when the device is in STANDBY or ACTIVE state. There are two ways for enable and disable the regulators:

- Using EN\_BUCK0 bit in BUCK0\_CTRL1 register (EN\_PIN\_CTRL0 register bit is 0h)
- Using EN1, EN2, EN3 control pins (EN\_BUCK0 bit is 1h AND EN\_PIN\_CTRL0 register bit is 1 in BUCK0\_CTRL1 register)

If the EN1, EN2, EN3 control pins are used for enable and disable then the control pin is selected with BUCK0\_EN\_PIN\_SELECT[1:0] bits (in BUCK0\_CTRL1 register). The delay from the control signal rising edge to enabling of the regulator is set by BUCK0\_STARTUP\_DELAY[3:0] bits and the delay from control signal falling edge to disabling of the regulator is set by BUCK0\_SHUTDOWN\_DELAY[3:0] bits in BUCK0\_DELAY register. The delays are valid only for EN1, EN2, EN3 signal control. The control with EN\_BUCK0 bit is immediate without the delays.

The control of the regulator (with 0-ms delays) is shown in [表 7-3](#).

#### Note


The control of the regulator cannot be changed from one ENx pin to a different ENx pin because the control is ENx signal edge sensitive. The control from ENx pin to register bit and back to the original ENx pin can be done during operation.

**表 7-3. Regulator Control**

CONTROL METHOD	EN_BUCK0	EN_PIN_CTRL0	BUCK0_EN_PIN_SELECT[1:0]	EN1 PIN	EN2 PIN	EN3 PIN	BUCKx OUTPUT VOLTAGE
Enable and disable control with EN_BUCK0 bit	0h	Don't Care	Don't Care	Don't Care	Don't Care	Don't Care	Disabled
	1h	0h	Don't Care	Don't Care	Don't Care	Don't Care	1.0 Volt
Enable and disable control with EN1 pin	1h	1h	0h	Low	Don't Care	Don't Care	Disabled
	1h	1h	0h	High	Don't Care	Don't Care	1.0 Volt
Enable and disable control with EN2 pin	1h	1h	1h	Don't Care	Low	Don't Care	Disabled
	1h	1h	1h	Don't Care	High	Don't Care	1.0 Volt
Enable and disable control with EN3 pin	1h	1h	2h	Don't Care	Don't Care	Low	Disabled
	1h	1h	2h	Don't Care	Don't Care	High	1.0 Volt

The regulator is enabled by the ENx pin or by I<sup>2</sup>C writing as shown in [图 7-5](#). The soft-start circuit limits the in-rush current during start-up. When the output voltage rises to 0.35-V level, the output voltage becomes slew-rate controlled. If there is a short circuit at the output and the output voltage does not increase above 0.35-V level in 1 ms, the regulator is disabled, and interrupt is set. When the output voltage reaches the Power-Good threshold level the BUCKx\_PG\_INT interrupt flag (in INT\_BUCK\_x register) is set. The Power-Good interrupt flag can be masked using BUCKx\_PG\_MASK bit (in BUCKx\_MASK register).

The ENx input pins have integrated pulldown resistors. The pulldown resistors are enabled by default, and the host can disable those with ENx\_PD bits (in CONFIG register).



**7-5. Regulator Enable and Disable**

### 7.3.5 Enable and Disable Sequences



The LP875701-Q1 device supports start-up and shutdown sequencing with programmable delay for the regulator output using one EN1, EN2, or EN3 control signal. The regulator is selected for delayed control with:


- EN\_BUCK0 = 1 (in BUCK0\_CTRL1 register)
- EN\_PIN\_CTRL0 = 1 (in BUCK0\_CTRL1 register)
- The ENABLE pin for control is selected with BUCK0\_EN\_PIN\_SELECT[1:0] (in BUCK0\_CTRL1 register)
- The delay from rising edge of ENx signal to the regulator enable is set by BUCK0\_STARTUP\_DELAY[3:0] bits (in BUCK0\_DELAY register) and
- The delay from falling edge of ENx signal to the regulator disable is set by BUCK0\_SHUTDOWN\_DELAY[3:0] bits (in BUCK0\_DELAY register)

There are four time steps available for start-up and shutdown sequences. The delay times are selected with DOUBLE\_DELAY bit in CONFIG register and HALF\_DELAY bit in PGOOD\_CTRL2 register as shown in [表 7-4](#).


**表 7-4. Start-Up and Shutdown Delays**

0_STARTUP_DELAY or 0_SHUTDOWN_DELAY	DOUBLE_DELAY = 0h HALF_DELAY = 1h	DOUBLE_DELAY = 1h HALF_DELAY = 1h	DOUBLE_DELAY = 0h HALF_DELAY = 0h	DOUBLE_DELAY = 1h HALF_DELAY = 0h
0h	0 ms	0 ms	0 ms	0 ms
1h	0.32 ms	0.64 ms	1 ms	2 ms
2h	0.64 ms	1.28 ms	2 ms	4 ms
3h	0.96 ms	1.92 ms	3 ms	6 ms
4h	1.28 ms	2.56 ms	4 ms	8 ms
5h	1.6 ms	3.2 ms	5 ms	10 ms
6h	1.92 ms	3.84 ms	6 ms	12 ms
7h	2.24 ms	4.48 ms	7 ms	14 ms
8h	2.56 ms	5.12 ms	8 ms	16 ms
9h	2.88 ms	5.76 ms	9 ms	18 ms
Ah	3.2 ms	6.4 ms	10 ms	20 ms
Bh	3.52 ms	7.04 ms	11 ms	22 ms
Ch	3.84 ms	7.68 ms	12 ms	24 ms
dh	4.16 ms	8.32 ms	13 ms	26 ms
Eh	4.48 ms	8.96 ms	14 ms	28 ms
Fh	4.8 ms	9.6 ms	15 ms	30 ms

An example of start-up and shutdown sequences is shown in  7-6 and  7-7. The start-up and shutdown delays for the master buck regulator BUCK0 regulator is 1 ms and 4 ms . The delay settings are used only for enable/disable control with EN1, EN2, EN3 signals



 7-6. Typical Start-Up and Shutdown Sequencing



 7-7. Start-Up and Shutdown Sequencing With Short ENx Low and High Periods

### 7.3.6 Device Reset Scenarios

There are three reset methods implemented on the LP875701-Q1:

- Software reset with SW\_RESET register bit (in RESET register)
- POR from rising edge of NRST signal
- Undervoltage lockout (UVLO) reset from VANA supply

A SW-reset occurs when SW\_RESET bit is written 1. The bit is automatically cleared after writing. This event disables all the regulators immediately, resets all the register bits to the default values and OTP bits are loaded (see [Figure 7-11](#)). I<sup>2</sup>C interface is not reset during software reset. The host must wait at least 1.2 ms after writing SW reset until making a new I<sup>2</sup>C read or write to the device.

If VANA supply voltage falls below UVLO threshold level or NRST signal is set low then all the regulators are disabled immediately, and all the register bits are reset to the default values. When the VANA supply voltage rises above UVLO threshold level AND NRST signal rises above threshold level an internal power-on reset (POR) occurs. OTP bits are loaded to the registers and a start-up is initiated according to the register settings. The host must wait at least 1.2 ms after POR until reading or writing to I<sup>2</sup>C interface.

### 7.3.7 Diagnosis and Protection Features

The LP875701-Q1 is capable of providing four levels of protection features:

- Information of valid regulator output voltage which sets interrupt or PGOOD signal;
- Warnings for diagnosis which sets interrupt;
- Protection events which are disabling the regulators affected; and
- Faults which are causing the device to shutdown.

The LP875701-Q1 sets the flag bits indicating what protection or warning conditions have occurred, and the nINT pin is pulled low. nINT is released again after a clear of flags is complete. The nINT signal stays low until all the pending interrupts are cleared.

When a fault is detected, it is indicated by a RESET\_REG interrupt flag (in INT2\_TOP register) after next start-up.

**表 7-5. Summary of Interrupt Signals**

EVENT	RESULT	INTERRUPT REGISTER AND BIT	INTERRUPT MASK	STATUS BIT	RECOVERY/INTERRUPT CLEAR
Current limit triggered (20- $\mu$ s debounce)	Interrupt	INT_BUCKx = 1 BUCKx_ILIM_INT = 1	BUCKx_ILIM_MASK	BUCKx_ILIM_STAT	Write 1 to BUCKx_ILIM_INT bit Interrupt is not cleared if current limit is active
Short circuit ( $V_{OUT} < 0.35$ V at 1 ms after enable) or overload ( $V_{OUT}$ decreasing below 0.35 V during operation, 1 ms debounce)	Regulator disable and interrupt	INT_BUCKx = 1 BUCKx_SC_INT = 1	N/A	N/A	Write 1 to BUCKx_SC_INT bit
Thermal warning	Interrupt	TDIE_WARN = 1	TDIE_WARN_MASK	TDIE_WARN_STAT	Write 1 to TDIE_WARN bit Interrupt is not cleared if temperature is above thermal warning level
Thermal shutdown	All regulators disabled and Output GPIOx set to low and interrupt	TDIE_SD = 1	N/A	TDIE_SD_STAT	Write 1 to TDIE_SD bit Interrupt is not cleared if temperature is above thermal shutdown level
VANA overvoltage ( $VANA_{OVP}$ )	All regulators disabled and Output GPIOx set to low and interrupt	INT_OVP	N/A	OVP_STAT	Write 1 to INT_OVP bit Interrupt is not cleared if VANA voltage is above VANA OVP level
Power Good, output voltage reaches the programmed value	Interrupt	INT_BUCKx = 1 BUCKx_PG_INT = 1	BUCKx_PG_MASK	BUCKx_PG_STAT	Write 1 to BUCKx_PG_INT bit
GPIO	Interrupt	INT_GPIO	GPIO_MASK	GPIO_IN register	Write 1 to INT_GPIO bit
External clock appears or disappears	Interrupt	NO_SYNC_CLK <sup>(1)</sup>	SYNC_CLK_MASK	SYNC_CLK_STAT	Write 1 to NO_SYNC_CLK bit
Load current measurement ready	Interrupt	I_LOAD_READY = 1	I_LOAD_READY_MASK	N/A	Write 1 to I_LOAD_READY bit

**表 7-5. Summary of Interrupt Signals (continued)**

EVENT	RESULT	INTERRUPT REGISTER AND BIT	INTERRUPT MASK	STATUS BIT	RECOVERY/INTERRUPT CLEAR
Start-Up (NRST rising edge)	Device ready for operation, registers reset to default values and interrupt	RESET_REG = 1	RESET_REG_MASK	N/A	Write 1 to RESET_REG bit
Glitch on supply voltage and UVLO triggered (VANA falling and rising)	Immediate shutdown followed by power up, registers reset to default values and interrupt	RESET_REG = 1	RESET_REG_MASK	N/A	Write 1 to RESET_REG bit
Software requested reset	Immediate shutdown followed by power up, registers reset to default values and interrupt	RESET_REG = 1	RESET_REG_MASK	N/A	Write 1 to RESET_REG bit

(1) Interrupt is generated during clock detector operation and in case clock is not available when clock detector is enabled.

### 7.3.7.1 Power-Good Information (PGOOD pin)

In addition to the interrupt based indication of current limit and Power-Good level the LP875701-Q1 device supports the indication with PGOOD signal. Either voltage and current monitoring or a voltage monitoring only can be selected for PGOOD indication. This selection is individual for all buck regulators (select master phase for multiphase regulator) and is set by PGx\_SEL[1:0] bits (in PGOOD\_CTRL1 register). When both voltage and current are monitored, PGOOD signal active indicates that regulator output is inside the Power-Good voltage window and that load current is below  $I_{LIM\ FWD}$ . If only voltage is monitored, then the current monitoring is ignored for the PGOOD signal. When a regulator is disabled, the monitoring is automatically masked to prevent it forcing PGOOD inactive. This allows connecting PGOOD signals from various devices together when open-drain outputs are used. When regulator voltage is transitioning from one target voltage to another, the voltage monitoring PGOOD signal is set inactive. The monitoring from all the output rails are combined, and PGOOD is active only if all the sources shows active status. The status from all the voltage rails are summarized in 表 7-6.

If the PGOOD signal is inactive or it changes the state to inactive, the source for the state can be read from PGOOD\_FLT register. During reading all the PGx\_FLT bit are cleared that are not driving the PGOOD inactive. When PGOOD signal goes active, the host must read the PGOOD\_FLT register to clear all the bits. The PGOOD signal follows the status of all the monitored outputs.


The PGOOD signal can be also configured so that it stays in the inactive state even when the monitored outputs are valid but there are PGx\_FLT bits pending clearance in PGOOD\_FLT register. This mode of operation is selected by setting EN\_PGFLT\_STAT bit to 1 (in PGOOD\_CTRL2 register).

The type of output voltage monitoring for PGOOD signal is selected by PGOOD\_WINDOW bit (in PGOOD\_CTRL2 register). If the bit is 0, only undervoltage is monitored; if the bit is 1, both undervoltage and overvoltage are monitored.

The polarity and the output type (push-pull or open-drain) are selected by PGOOD\_POL and PGOOD\_OD bits in PGOOD\_CTRL2 register.

The filtering time for invalid output voltage is always typically 7  $\mu$ s and for valid output voltage the filtering time is selected with PGOOD\_SET\_DELAY bit (in PGOOD\_CTRL2 register). The Power-Good waveforms are shown in 图 7-9.





Copyright © 2017, Texas Instruments Incorporated


图 7-8. PGOOD Block Diagram

表 7-6. PGOOD Operation

STATUS / USE CASE	CONDITION	INPUT TO PGOOD SIGNAL
Buck not selected for PGOOD monitoring	PG <sub>x</sub> _SEL = 00 (in PGOOD_CTRL1 register)	Active
Buck disabled		Active

**表 7-6. PGOOD Operation (continued)**

STATUS / USE CASE	CONDITION	INPUT TO PGOOD SIGNAL
<b>BUCK SELECTED FOR PGOOD MONITORING</b>		
Buck start-up delay		Inactive
Buck soft start	$V_{OUT} < 0.35\text{ V}$	Inactive
Buck voltage ramp-up	$0.35\text{ V} < V_{OUT} < V_{SET}$	Inactive
Output voltage within window limits after start-up	Must be inside limits longer than debounce time	Active
Output voltage inside voltage window and current limit active	Current limit active longer than debounce time	Active (if only voltage monitoring selected) Inactive (if also current monitoring selected)
Output voltage spikes (overvoltage or undervoltage)	If spikes are outside voltage window longer than debounce time	Inactive
Voltage setting change, output voltage ramp		Inactive
Output voltage within window limits after voltage change	Must be inside limits longer than debounce time	Active
Buck shutdown delay		Active
Buck output voltage ramp down		Active
Buck disabled by thermal shutdown and interrupt pending		Inactive
Buck disabled by overvoltage and interrupt pending		Inactive
Buck disabled by short-circuit detection and interrupt pending		Inactive



**图 7-9. PGOOD Waveforms (PGOOD\_POL=0)**


**7.3.7.2 Warnings for Diagnosis (Interrupt)**

**7.3.7.2.1 Output Power Limit**

The regulators have output peak current limits. The peak current limits are described in Electrical Characteristic Table. If the load current is increased so that the current limit is triggered, the regulator continues to regulate to the limit current level (current peak regulation, peak on each switching cycle). The voltage may decrease if the load current is higher than the average output current. If the current regulation continues for 20 μs, the LP875701-Q1 device sets the BUCKx\_ILIM\_INT bit (in INT\_BUCKx register) and pulls the nINT pin low. The host processor can read BUCKx\_ILIM\_STAT bits (in BUCKx\_STAT register) to see if the regulator is still in peak current regulation mode.

If the load is so high that the output voltage decreases below a 350-mV level, the LP875701-Q1 device disables the regulator and sets the BUCKx\_SC\_INT bit (in INT\_BUCKx register). In addition the BUCKx\_STAT bit (in

BUCKx\_STAT register) is set to 0. The interrupt is cleared when the host processor writes 1 to BUCKx\_SC\_INT bit. The overload situation is shown in [Figure 7-10](#).



**Figure 7-10. Overload Situation**

### 7.3.7.2.2 Thermal Warning

The LP875701-Q1 device includes a monitoring feature against overtemperature by setting an interrupt for host processor. The threshold level of the thermal warning is selected with TDIE\_WARN\_LEVEL bit (in CONFIG register).

If the LP875701-Q1 device temperature increases above thermal warning level the device sets TDIE\_WARN bit (in INT\_TOP1 register) and pulls nINT pin low. The status of the thermal warning can be read from TDIE\_WARN\_STAT bit (in TOP\_STAT register), and the interrupt is cleared by writing 1 to TDIE\_WARN bit.

### 7.3.7.3 Protection (Regulator Disable)

If the regulator is disabled because of protection or fault (short-circuit protection, overload protection, thermal shutdown, overvoltage protection, or UVLO), the output power FETs are set to high-impedance mode, and the output pull-down resistor is enabled (if enabled with EN\_RDISx bits in BUCKx\_CTRL1 register). The turnoff time of the output voltage is defined by the output capacitance, load current, and the resistance of the integrated pull-down resistor. The pull-down resistors are active as long as VANA voltage is above approximately a 1.2-V level.

### 7.3.7.3.1 Short-Circuit and Overload Protection

A short-circuit protection feature lets the LP875701-Q1 device protect itself and external components against short circuit at the output or against overload during start-up. The fault threshold is 350 mV, the protection is triggered, and the regulator is disabled if the output voltage is below the threshold level 1 ms after the regulator is enabled.

In a similar way the overload situation is protected during normal operation. If the voltage on the feedback pin of the regulator falls to less than 0.35 V and stays lower the threshold level for 1 ms, the regulator is disabled.

In the short-circuit and overload situations the BUCKx\_SC\_INT (in INT\_BUCKx register) and the INT\_BUCKx bits (in INT\_TOP1 register) are set to 1, the BUCKx\_STAT bit (in BUCKx\_STAT register) is set to 0, and the nINT signal is pulled low. The host processor clears the interrupt by writing 1 to the BUCKx\_SC\_INT bit. After clearing the interrupt the regulator makes a new start-up attempt if the regulator is in enabled state.

### 7.3.7.3.2 Overvoltage Protection

The LP875701-Q1 device monitors the input voltage from the VANA pin in standby and active operation modes. If the input voltage rises above  $VANA_{OVP}$  voltage level, all the regulators are disabled, pulldown resistors discharge the output voltages (if  $EN_{RDISx} = 1$  in BUCKx\_CTRL1 register), GPIOs that are configured to outputs are set to logic low level, nINT signal is pulled low, INT\_OVP bit (in INT\_TOP1 register) is set to 1, and BUCKx\_STAT bits (in BUCK\_x\_STAT register) are set to 0. The host processor clears the interrupt by writing 1 to the INT\_OVP bit. If the input voltage is above the overvoltage detection level the interrupt is not cleared. The host can read the status of the overvoltage from the OVP\_STAT bit (in TOP\_STAT register). Regulators cannot be enabled as long as the input voltage is above overvoltage detection level or the overvoltage interrupt is pending.

### 7.3.7.3.3 Thermal Shutdown

The LP875701-Q1 has an overtemperature protection function that operates to protect the device from short-term misuse and overload conditions. When the junction temperature exceeds around 150°C, the regulators are disabled, the TDIE\_SD bit (in INT\_TOP1 register) is set to 1, the nINT signal is pulled low, and the device goes to the STANDBY state. The nINT pin is cleared by writing 1h to the TDIE\_SD bit. If the temperature is above thermal shutdown level the interrupt is not cleared. The host can read the status of the thermal shutdown from the TDIE\_SD\_STAT bit (in TOP\_STAT register). Regulators cannot be enabled as long as the junction temperature is above thermal shutdown level or the thermal shutdown interrupt is pending.

### 7.3.7.4 Fault (Power Down)

#### 7.3.7.4.1 Undervoltage Lockout

When the input voltage falls below  $VANA_{UVLO}$  at the VANA pin, the buck converters are disabled immediately, and the output capacitors are discharged using the pulldown resistor, and the LP875701-Q1 device goes to the SHUTDOWN state. When the VANA voltage is greater than the UVLO threshold level and NRST signal is high, the device powers up to STANDBY state.

If the reset interrupt is unmasked by default ( $RESET\_REG\_MASK = 0$  in TOP\_MASK2 register) the RESET\_REG interrupt (in INT\_TOP2 register) indicates that the device has been in SHUTDOWN. The host processor must clear the interrupt by writing 1 to the RESET\_REG bit. If the host processor reads the RESET\_REG flag after detecting an nINT low signal, it knows that the input supply voltage has been below UVLO level (or the host has requested reset), and the registers are reset to default values.

### 7.3.8 GPIO Signal Operation

The LP875701-Q1 device supports up to 3 GPIO signals. The GPIO signals are multiplexed with enable signals. The selection between enable and GPIO function is set with GPIOx\_SEL bits in PIN\_FUNCTION register. The GPIOs are mapped to EN signals so that:

- EN1 is multiplexed with GPIO1
- EN2 is multiplexed with GPIO2
- EN3 is multiplexed with GPIO3

When the pin is selected for GPIO function, additional bits defines how the GPIO operates:

- GPIOx\_DIR defines the direction of the GPIO, input or output (GPIO\_CONFIG register)
- GPIOx\_OD defines the type of the output when the GPIO is set to output, either push-pull with VANA level or open-drain (GPIO\_CONFIG register)

When the GPIOx is defined as output, the logic level of the pin is set by GPIOx\_OUT bit (in GPIO\_OUT register).

When the GPIOx is defined as input, the logic level of the pin can be read from GPIOx\_IN bit (in GPIO\_IN register).

The control of the GPIOs configured to outputs can be included to start-up and shutdown sequences. The GPIO control for a sequence with ENx signal is selected by EN\_PIN\_CTRL\_GPIOx and EN\_PIN\_SELECT\_GPIOx bits (in PIN\_FUNCTION register). The delays during start-up and shutdown are set by GPIOx\_STARTUP\_DELAY[3:0] and GPIOx\_SHUTDOWN\_DELAY[3:0] bits (in GPIOx\_DELAY register) in the same way as control of the regulators.

The GPIOx signals have a selectable pulldown resistor. The pulldown resistors are selected by ENx\_PD bits (in CONFIG register).

---

#### Note

The control of the GPIOx pin cannot be changed from one ENx pin to a different ENx pin because the control is ENx signal edge sensitive. The control from ENx pin to register bit and back to the original ENx pin can be done during operation.

---

### 7.3.9 Digital Signal Filtering

The digital signals have a debounce filtering. The signal/supply is sampled with a clock signal and a counter. This results as an accuracy of one clock period for the debounce window.

表 7-7. Digital Signal Filtering

EVENT	SIGNAL/SUPPLY	RISING EDGE DEBOUNCE TIME	FALLING EDGE DEBOUNCE TIME
Enable and disable for BUCKx	EN1	3 $\mu$ s <sup>(1)</sup>	3 $\mu$ s <sup>(1)</sup>
Enable and disable for BUCKx	EN2	3 $\mu$ s <sup>(1)</sup>	3 $\mu$ s <sup>(1)</sup>
Enable and disable for BUCKx	EN3	3 $\mu$ s <sup>(1)</sup>	3 $\mu$ s <sup>(1)</sup>
VANA UVLO	VANA	20 $\mu$ s (VANA voltage rising)	Immediate (VANA voltage falling)
VANA overvoltage	VANA	20 $\mu$ s (VANA voltage rising)	20 $\mu$ s (VANA voltage falling)
Thermal warning	TDIE_WARN	20 $\mu$ s	20 $\mu$ s
Thermal shutdown	TDIE_SD	20 $\mu$ s	20 $\mu$ s
Current limit	VOUTx_ILIM	20 $\mu$ s	20 $\mu$ s
Overload	FB_B0, FB_B1, FB_B2, FB_F3	1 ms	20 $\mu$ s
Power-good interrupt	FB_B0, FB_B1, FB_B2, FB_F3	20 $\mu$ s	20 $\mu$ s
PGOOD pin (voltage monitoring)	PGOOD / FB_B0, FB_B1, FB_B2, FB_F3	4-8 $\mu$ s (start-up debounce time during start-up)	4 to 8 $\mu$ s
PGOOD pin (current monitoring)	PGOOD	20 $\mu$ s	20 $\mu$ s

(1) No glitch filtering, only synchronization.

## 7.4 Device Functional Modes

### 7.4.1 Modes of Operation


**SHUTDOWN:** The NRST voltage is below threshold level. All switch, reference, control, and bias circuitry of the LP875701-Q1 device are turned off.

**READ OTP:** The primary supply voltage VANA is above  $VANA_{UVLO}$  level and NRST voltage is above threshold level. The regulators are disabled and the reference and bias circuitry of the LP875701-Q1 are enabled. The OTP bits are loaded to registers.

**STANDBY:** The primary supply voltage VANA is above  $VANA_{UVLO}$  level and NRST voltage is above threshold level. The regulators are disabled and the reference, control and bias circuitry of the LP875701-Q1 are enabled. All registers can be read or written by the host processor via the system serial interface. The regulators can be enabled if needed.

**ACTIVE:** The primary supply voltage VANA is above  $VANA_{UVLO}$  level and NRST voltage is above threshold level. At least one regulated DC/DC converter is enabled. All registers can be read or written by the host processor via the system serial interface.

The operating modes and transitions between the modes are shown in [图 7-11](#).



**FIG 7-11. Device Operation Modes**


## 7.5 Programming

### 7.5.1 I<sup>2</sup>C-Compatible Interface

The I<sup>2</sup>C-compatible synchronous serial interface provides access to the programmable functions and registers on the device. This protocol uses a two-wire interface for bidirectional communications between the devices connected to the bus. The two interface lines are the serial data line (SDA), and the serial clock line (SCL). Each device on the bus is assigned a unique address and acts as either a master or a slave depending on whether it generates or receives the serial clock SCL. The SCL and SDA lines must each have a pullup resistor placed somewhere on the line and stays HIGH even when the bus is idle. Note: CLK pin is not used for serial bus data transfer. The LP875701-Q1 supports standard mode (100 kHz), fast mode (400 kHz), fast mode+ (1 MHz), and high-speed mode (3.4 MHz).

#### 7.5.1.1 Data Validity


The data on the SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, the state of the data line can only be changed when clock signal is LOW.



**7-12. Data Validity Diagram**


**7.5.1.2 Start and Stop Conditions**

The LP875701-Q1 is controlled through the an I<sup>2</sup>C-compatible interface. START and STOP conditions classify the beginning and end of the I<sup>2</sup>C session. A START condition is defined as SDA transitions from HIGH to LOW while SCL is HIGH. A STOP condition is defined as SDA transition from LOW to HIGH while SCL is HIGH. The I<sup>2</sup>C master always generates the START and STOP conditions.



**7-13. Start and Stop Sequences**

The I<sup>2</sup>C bus is considered busy after a START condition and free after a STOP condition. During data transmission the I<sup>2</sup>C master can generate repeated START conditions. A START and a repeated START condition are equivalent function-wise. The data on SDA must be stable during the HIGH period of the clock signal (SCL). In other words, the state of SDA can only be changed when SCL is LOW. 7-14 shows the SDA and SCL signal timing for the I<sup>2</sup>C-compatible bus.



**7-14. I<sup>2</sup>C-Compatible Timing**



### 7.5.1.3 Transferring Data


Each byte put on the SDA line must be eight bits long, with the most significant bit (MSB) being transferred first. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master. The master releases the SDA line (HIGH) during the acknowledge clock pulse. The LP875701-Q1 pulls down the SDA line during the 9th clock pulse, signifying an acknowledge. The LP875701-Q1 generates an acknowledge after each byte has been received.

There is one exception to the *acknowledge after each byte* rule. When the master is the receiver, it must indicate to the transmitter an end of data by not-acknowledging (*negative acknowledge*) the last byte clocked out of the slave. This *negative acknowledge* still includes the acknowledge clock pulse (generated by the master), but the SDA line is not pulled down.


#### Note

If the NRST signal is low during I<sup>2</sup>C communication the LP875701-Q1 device does not drive SDA line. The ACK signal and data transfer to the master is disabled at that time.

After the START condition, the bus master sends a chip address. This address is seven bits long followed by an eighth bit which is a data direction bit (READ or WRITE). For the eighth bit, a 0 indicates a WRITE and a 1 indicates a READ. The second byte selects the register to which the data will be written. The third byte contains data to write to the selected register.



7-15. Write Cycle (w = write; SDA = 0), id = Device Address = 0x60 for LP875701-Q1



When READ function is to be accomplished, a WRITE function must precede the READ function as shown above.


7-16. Read Cycle (r = read; SDA = 1), id = Device Address = 0x60 for LP875701-Q1

### 7.5.1.4 I<sup>2</sup>C-Compatible Chip Address

#### Note

The device address for the LP875701-Q1 is defined in the Technical Reference Manual (TRM).

After the START condition, the I<sup>2</sup>C master sends the 7-bit address followed by an eighth bit, read or write (R/W). R/W = 0 indicates a WRITE and R/W = 1 indicates a READ. The second byte following the device address selects the register address to which the data will be written. The third byte contains the data for the selected register.



A. Here device address is 1100000Bin = 60Hex.

#### ☒ 7-17. Example Device Address

### 7.5.1.5 Auto-Increment Feature

The auto-increment feature allows writing several consecutive registers within one transmission. Each time an 8-bit word is sent to the device, the internal address index counter is incremented by one and the next register is written. 表 7-8 below shows writing sequence to two consecutive registers. Note that auto increment feature does not work for read.

表 7-8. Auto-Increment Example

MASTER ACTION	START	DEVICE ADDRESS = 0x60	WRITE		REGISTER ADDRESS		DATA		DATA		STOP
LP875701-Q1				ACK		ACK		ACK		ACK	

## 7.6 Register Maps

### 7.6.1 Register Descriptions

The LP875701-Q1 is controlled by a set of registers through the I<sup>2</sup>C-compatible interface. The device registers, their addresses, and their abbreviations are listed in 表 7-9. A more detailed description is given in [セクション 7.6.1.2](#) through [セクション 7.6.1.30](#).

#### Note

This register map describes the default values for bits which are not read from OTP memory. The orderable code and the default register bit values are defined in part number specific Technical Reference Manual.

**表 7-9. Summary of LP875701-Q1 Control Registers**

Address	Register	Access	D7	D6	D5	D4	D3	D2	D1	D0
0x00	DEV_REV	R	DEVICE_ID[1:0]		ALL_LAYER[1:0]		METAL_LAYER[3:0]			
0x01	OTP_REV	R	OTP_ID[7:0]							
0x02	BUCK0_CTRL1	R/W	EN_BUCK0	EN_PIN_CTRL0	BUCK0_EN_PINSELECT[1:0]		Reserved - do not use	EN_RDIS0	Reserved - Do not use	Reserved - Do not use
0x03	Reserved - Do not use	RW	Reserved - Do not use							
0x04	Reserved - Do not use	RW	Reserved - Do not use							
0x05	Reserved - Do not use	RW	Reserved - Do not use							
0x06	Reserved - Do not use	RW	Reserved - Do not use							
0x07	Reserved - Do not use	RW	Reserved - Do not use							
0x08	Reserved - Do not use	RW	Reserved - Do not use							
0x09	Reserved - Do not use	RW	Reserved - Do not use							
0x0A	Reserved - Do not use	RW	Reserved - Do not use							
0x0B	Reserved - Do not use	RW	Reserved - Do not use							
0x0C	Reserved - Do not use	RW	Reserved - Do not use							
0x0D	Reserved - Do not use	RW	Reserved - Do not use							
0x0E	Reserved - Do not use	RW	Reserved - Do not use							
0x0F	Reserved - Do not use	RW	Reserved - Do not use							

表 7-9. Summary of LP875701-Q1 Control Registers (continued)

Address	Register	Access	D7	D6	D5	D4	D3	D2	D1	D0	
0x10	Reserved - Do not use	RW	Reserved - Do not use								
0x11	Reserved - Do not use	RW	Reserved - Do not use								
0x12	BUCK0_DELAY	R/W	BUCK0_SHUTDOWN_DELAY[3:0]				BUCK0_STARTUP_DELAY[3:0]				
0x13	Reserved - Do not use	RW	Reserved - Do not use								
0x14	Reserved - Do not use	RW	Reserved - Do not use								
0x15	Reserved - Do not use	RW	Reserved - Do not use								
0x16	GPIO2_DELAY	R/W	GPIO2_SHUTDOWN_DELAY[3:0]				GPIO2_STARTUP_DELAY[3:0]				
0x17	GPIO3_DELAY	R/W	GPIO3_SHUTDOWN_DELAY[3:0]				GPIO3_STARTUP_DELAY[3:0]				
0x18	RESET	R/W	Reserved								SW_RESET
0x19	CONFIG	R/W	DOUBLE_DELAY	CLKIN_PD	Reserved	EN3_PD	TDIE_WARN_LE VEL	EN2_PD	EN1_PD	Reserved	
0x1A	INT_TOP1	R/W	Reserved	INT_BUCK23	INT_BUCK01	NO_SYNC_CLK	TDIE_SD	TDIE_WARN	INT_OVP	I_LOAD_READY	
0x1B	INT_TOP2	R/W	Reserved								RESET_REG
0x1C	INT_BUCK_0_1	R/W	Reserved	BUCK1_PG_INT	BUCK1_SC_INT	BUCK1_ILIM_INT	Reserved	BUCK0_PG_INT	BUCK0_SC_INT	BUCK0_ILIM_INT	
0x1D	INT_BUCK_2_3	R/W	Reserved	BUCK3_PG_INT	BUCK3_SC_INT	BUCK3_ILIM_INT	Reserved	BUCK2_PG_INT	BUCK2_SC_INT	BUCK2_ILIM_INT	
0x1E	TOP_STAT	R	Reserved			SYNC_CLK_STA T	TDIE_SD_STAT	TDIE_WARN_STA T	OVP_STAT	Reserved	
0x1F	BUCK_0_1_STAT	R	BUCK1_STAT	BUCK1_PG_STA T	Reserved	BUCK1_ILIM_STA T	BUCK0_STAT	BUCK0_PG_STA T	Reserved	BUCK0_ILIM_STA T	
0x20	BUCK_2_3_STAT	R	BUCK3_STAT	BUCK3_PG_STA T	Reserved	BUCK3_ILIM_STA T	BUCK2_STAT	BUCK2_PG_STA T	Reserved	BUCK2_ILIM_STA T	
0x21	TOP_MASK1	R/W	Reserved	Reserved		SYNC_CLK_MAS K	Reserved	TDIE_WARN_MA SK	Reserved	I_LOAD_READY_ MASK	
0x22	TOP_MASK2	R/W	Reserved								RESET_REG_MA SK

**表 7-9. Summary of LP875701-Q1 Control Registers (continued)**

Address	Register	Access	D7	D6	D5	D4	D3	D2	D1	D0	
0x23	BUCK_0_1_MAS K	R/W	Reserved	BUCK1_PG_MAS K	Reserved	BUCK1_ILIM_MA SK	Reserved	BUCK0_PG_MAS K	Reserved	BUCK0_ILIM_MA SK	
0x24	BUCK_2_3_MAS K	R/W	Reserved	BUCK3_PG_MAS K	Reserved	BUCK3_ILIM_MA SK	Reserved	BUCK2_PG_MAS K	Reserved	BUCK2_ILIM_MA SK	
0x25	SEL_I_LOAD	R/W	Reserved						LOAD_CURRENT_BUCK_SELECT[1: :0]		
0x26	I_LOAD_2	R	Reserved						BUCK_LOAD_CURRENT[9:8]		
0x27	I_LOAD_1	R	BUCK_LOAD_CURRENT[7:0]								
0x28	PGOOD_CTRL1	R/W	PG3_SEL[1:0]		PG2_SEL[1:0]		PG1_SEL[1:0]		PG0_SEL[1:0]		
0x29	PGOOD_CTRL2	R/W	HALF_DELAY	EN_PG0_NINT	PGOOD_SET_DE LAY	EN_PGFLT_STAT	Reserved	PGOOD_WINDO W	PGOOD_OD	PGOOD_POL	
0x2A	PGOOD_FLT	R					PG3_FLT	PG2_FLT	PG1_FLT	PG0_FLT	
0x2B	PLL_CTRL	R/W	PLL_MODE[1:0]		Reserved	EXT_CLK_FREQ[4:0]					
0x2C	PIN_FUNCTION	R/W	EN_SPREAD_SP EC	EN_PIN_CTRL_G PIO3	EN_PIN_SELECT _GPIO3	EN_PIN_CTRL_G PIO2	EN_PIN_SELECT _GPIO2	GPIO3_SEL	GPIO2_SEL	GPIO1_SEL	
0x2D	GPIO_CONFIG	R/W	Reserved	GPIO3_OD	GPIO2_OD	GPIO1_OD	Reserved	GPIO3_DIR	GPIO2_DIR	GPIO1_DIR	
0x2E	GPIO_IN	R	Reserved					GPIO3_IN	GPIO2_IN	GPIO1_IN	
0x2F	GPIO_OUT	R/W	Reserved					GPIO3_OUT	GPIO2_OUT	GPIO1_OUT	

Complex bit access types are encoded to fit into small table cells. 表 7-10 shows the codes that are used for access types in this section.

**表 7-10. Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
RC	R	Read
R-0	R	Read
Write Type		
W	W	Write
W1C	W 1C	Write 1 to clear
Reset or Default Value		
-n		Value after reset or the default value
X		Value is set by OTP memory

### 7.6.1.1 DEV\_REV

Address: 0x00

D7	D6	D5	D4	D3	D2	D1	D0
DEVICE_ID[1:0]		ALL_LAYER[1:0]		METAL_LAYER[3:0]			
Bits	Field	Type	Default	Description			
7:6	DEVICE_ID[1:0]	R	X	Device specific ID code.			
5:4	ALL_LAYER[1:0]	R	1h	Shows the all layer version of the device: 0h = First all layer version (ES1.0 silicon) 1h = Second all layer version (ES2.x silicon) 2h = Third all layer version 3h = Fourth all layer version			
3:0	METAL_LAYER [3:0]	R	2h	Shows the metal layer version of the device: 0h = All layer version 1h = First metal layer spin Fh = 15th metal layer spin			

### 7.6.1.2 OTP\_REV

Address: 0x01

D7	D6	D5	D4	D3	D2	D1	D0
OTP_ID[7:0]							
Bits	Field	Type	Default	Description			
7:0	OTP_ID[7:0]	R	X	Identification code of the OTP EPROM version			

### 7.6.1.3 BUCK0\_CTRL1

Address: 0x02

D7	D6	D5	D4	D3	D2	D1	D0
EN_BUCK0	EN_PIN_CTRL0	BUCK0_EN_PIN_SELECT[1:0]		Reserved	EN_RDIS0	Reserved	Reserved
Bits	Field	Type	Default	Description			
7	EN_BUCK0	R/W	X	This bit enables the BUCK0 regulator 0h = BUCK0 regulator is disabled 1h = BUCK0 regulator is enabled			
6	EN_PIN_CTRL0	R/W	X	This bit enables the EN1, EN2, EN3 pin control for the BUCK0 regulator 0h = Only the EN_BUCK0 bit controls the BUCK0 regulator 1h = EN_BUCK0 bit AND ENx pin control the BUCK0 regulator			
5:4	BUCK0_EN_PIN_SELECT[1:0]	R/W	X	This bit enables the EN1, EN2, EN3 pin control for the BUCK0 regulator 0h = EN_BUCK0 bit AND EN1 pin control BUCK0 1h = EN_BUCK0 bit AND EN2 pin control BUCK0 2h = EN_BUCK0 bit AND EN3 pin control BUCK0 3h = Reserved			
3	Reserved	R/W	0h	Reserved, do not use			
2	EN_RDIS0	R/W	1h	This bit enables the output of the discharge resistor when the BUCK0 regulator is disabled 0h = Discharge resistor disabled 1h = Discharge resistor enabled			
1	Reserved	R/W	X	Reserved, do not use			
0	Reserved	R/W	X	Reserved, do not use			

### 7.6.1.4 BUCK0\_DELAY

Address: 0x12

D7	D6	D5	D4	D3	D2	D1	D0
BUCK0_SHUTDOWN_DELAY[3:0]				BUCK0_STARTUP_DELAY[3:0]			
Bits	Field	Type	Default	Description			
7:4	BUCK0_SHUTDOWN_DELAY[3:0]	R/W	X	Shutdown delay of the BUCK0 regulator from the falling edge of the ENx signal (the DOUBLE_DELAY bit is set to 0h in the CONFIG register and the HALF_DELAY bit is set to 0h in the PGOOD_CTRL2 register). For other delay options, see the <i>Start-Up and Shutdown Delays</i> table. 0h = 0 ms 1h = 1 ms Fh = 15 ms			
3:0	BUCK0_STARTUP_DELAY[3:0]	R/W	X	Start-Up delay the of the BUCK0 regulator from the rising edge of the ENx signal (the DOUBLE_DELAY bit is set to 0h in the CONFIG register and the HALF_DELAY bit is set to 0h in the PGOOD_CTRL2 register). For other delay options, see the <i>Start-Up and Shutdown Delays</i> table. 0h = 0 ms 1h = 1 ms Fh = 15 ms			

### 7.6.1.5 GPIO2\_DELAY

Address: 0x16

D7	D6	D5	D4	D3	D2	D1	D0
GPIO2_SHUTDOWN_DELAY[3:0]				GPIO2_STARTUP_DELAY[3:0]			
Bits	Field	Type	Default	Description			
7:4	GPIO2_SHUTDOWN_DELAY[3:0]	R/W	X	Delay for the GPIO2 falling edge from the falling edge of the ENx signal (the DOUBLE_DELAY bit is set to 0h in the CONFIG register and the HALF_DELAY bit is set to 0h in the PGOOD_CTRL2 register). For other delay options, see the <i>Start-Up and Shutdown Delays</i> table. 0h = 0 ms 1h = 1 ms Fh = 15 ms			
3:0	GPIO2_STARTUP_DELAY[3:0]	R/W	X	Delay for the GPIO2 rising edge from the rising edge of the ENx signal (the DOUBLE_DELAY bit is set to 0h in the CONFIG register and the HALF_DELAY bit is set to 0h in the PGOOD_CTRL2 register). For other delay options, see the <i>Start-Up and Shutdown Delays</i> table. 0h = 0 ms 1h = 1 ms Fh = 15 ms			



### 7.6.1.6 GPIO3\_DELAY

Address: 0x17

D7	D6	D5	D4	D3	D2	D1	D0
GPIO3_SHUTDOWN_DELAY[3:0]				GPIO3_STARTUP_DELAY[3:0]			
Bits	Field	Type	Default	Description			
7:4	GPIO3_SHUTDOWN_DELAY[3:0]	R/W	X	Delay for the GPIO3 falling edge from the falling edge of the ENx signal (the DOUBLE_DELAY bit is set to 0h in the CONFIG register and the HALF_DELAY bit is set to 0h in the PGOOD_CTRL2 register). For other delay options, see the <i>Start-Up and Shutdown Delays</i> table. 0h = 0 ms 1h = 1 ms Fh = 15 ms			
3:0	GPIO3_STARTUP_DELAY[3:0]	R/W	X	Delay for GPIO3 rising edge from rising edge of ENx signal (the DOUBLE_DELAY bit is set to 0h in the CONFIG register and the HALF_DELAY bit is set to 0h in the PGOOD_CTRL2 register). For other delay options, see the <i>Start-Up and Shutdown Delays</i> table. 0h = 0 ms 1h = 1 ms Fh = 15 ms			

### 7.6.1.7 RESET

Address: 0x18

D7	D6	D5	D4	D3	D2	D1	D0
Reserved						SW_RESET	
Bits	Field	Type	Default	Description			
7:1	Reserved	R/W	0h				
0	SW_RESET	R/W	0h	Software commanded reset. When this bit is written to 1h, the registers are reset to the default values, OTP memory is read, and the I <sup>2</sup> C interface is reset. The bit is automatically cleared.			

**LP875701-Q1**

JAJSGN6A – DECEMBER 2019 – REVISED AUGUST 2021

**7.6.1.8 CONFIG**

Address: 0x19

D7	D6	D5	D4	D3	D2	D1	D0
DOUBLE_DELAY	CLKIN_PD	Reserved	EN3_PD	TDIE_WARN_LEVEL	EN2_PD	EN1_PD	Reserved

Bits	Field	Type	Default	Description
7	DOUBLE_DELAY	R/W	X	Start-Up and shutdown delays from the ENx signals 0h = 0 ms to 15 ms with 1-ms steps 1h = 0 ms to 30 ms with 2-ms steps
6	CLKIN_PD	R/W	X	This bit selects the pulldown resistor on the CLKIN input pin. 0h = Pulldown resistor is disabled 1h = Pulldown resistor is enabled
5	Reserved	R/W	0h	
4	EN3_PD	R/W	X	This bit selects the pulldown resistor on the EN3 (GPIO3) input pin. 0h = Pulldown resistor is disabled 1h = Pulldown resistor is enabled
3	TDIE_WARN_LEVEL	R/W	X	Thermal warning threshold level 0h = 125°C 1h = 137°C
2	EN2_PD	R/W	X	This bit selects the pulldown resistor on the EN2 (GPIO2) input pin. 0h = Pulldown resistor is disabled 1h = Pulldown resistor is enabled
1	EN1_PD	R/W	X	This bit selects the pulldown resistor on the EN1 (GPIO1) input pin. 0h = Pulldown resistor is disabled 1h = Pulldown resistor is enabled
0	Reserved	R/W	0h	

### 7.6.1.9 INT\_TOP1

Address: 0x1A

D7	D6	D5	D4	D3	D2	D1	D0
Reserved	INT_BUCK23	INT_BUCK01	NO_SYNC_CLK	TDIE_SD	TDIE_WARN	INT_OVP	I_LOAD_READY

Bits	Field	Type	Default	Description
7	Reserved	R/W	0h	
6	INT_BUCK23	R	0h	Interrupt indicating that the output of the BUCK3 regulator, BUCK2 regulator, or both regulators has a pending interrupt. The reason for the interrupt is indicated in the INT_BUCK_2_3 register. This bit is cleared automatically when the INT_BUCK_2_3 register is cleared to 0x00.
5	INT_BUCK01	R	0h	Interrupt indicating that the output of the BUCK1 regulator, BUCK0 regulator, or both regulators has a pending interrupt. The reason for the interrupt is indicated in the INT_BUCK_0_1 register. This bit is cleared automatically when the INT_BUCK_0_1 register is cleared to 0x00.
4	NO_SYNC_CLK	R/W1C	0h	Latched status bit indicating that the external clock is not valid. Write this bit to 1h to clear the interrupt.
3	TDIE_SD	R/W1C	0h	Latched status bit indicating that the die junction temperature is greater than the thermal shutdown level. The regulators are disabled if previously enabled. The regulators cannot be enabled if this bit is active. The actual status of the thermal warning condition is indicated by the TDIE_SD_STAT bit in the TOP_STAT register. Write this bit to 1h to clear the interrupt.
2	TDIE_WARN	R/W1C	0h	Latched status bit indicating that the die junction temperature is greater than the thermal warning level. The actual status of the thermal warning condition is indicated by the TDIE_WARN_STAT bit in the TOP_STAT register. Write this bit to 1h to clear the interrupt.
1	INT_OVP	R/W1C	0h	Latched status bit indicating that the input voltage is greater than the overvoltage-detection level. The actual status of the overvoltage condition is indicated by the OVP_STAT bit in the OP_STAT register. Write this bit to 1h to clear the interrupt.
0	I_LOAD_READY	R/W1C	0h	Latched status bit indicating that the load-current measurement result is available in the I_LOAD_1 and I_LOAD_2 registers. Write this bit to 1h to clear the interrupt.

### 7.6.1.10 INT\_TOP2

Address: 0x1B

D7	D6	D5	D4	D3	D2	D1	D0
Reserved							RESET_REG

Bits	Field	Type	Default	Description
7:1	Reserved	R/W	0h	
0	RESET_REG	R/W1C	0h	Latched status bit indicating that either start-up (NRST rising edge) is done, VANA supply voltage is less than the undervoltage threshold level, or the host has requested a reset (the SW_RESET bit in the RESET register). The regulators are disabled, the registers are reset to default values, and the normal start-up procedure is done. Write this bit to 1h to clear the interrupt.

### 7.6.1.11 INT\_BUCK\_0\_1

Address: 0x1C

D7	D6	D5	D4	D3	D2	D1	D0
Reserved	BUCK1_PG_INT	BUCK1_SC_INT	BUCK1_ILIM_INT	Reserved	BUCK0_PG_INT	BUCK0_SC_INT	BUCK0_ILIM_INT

Bits	Field	Type	Default	Description
7	Reserved	R/W	0h	
6	BUCK1_PG_INT	R/W1C	0h	Latched status bit indicating that the BUCK1 output voltage reached the power-good-threshold level. Write this bit to 1h to clear.
5	BUCK1_SC_INT	R/W1C	0h	Latched status bit indicating that the BUCK1 output voltage has fallen to less than the 0.35-V level during operation or the BUCK1 output did not reach the 0.35-V level in 1 ms from enable. Write this bit to 1h to clear.
4	BUCK1_ILIM_INT	R/W1C	0h	Latched status bit indicating that output current limit is active. Write this bit to 1h to clear.
3	Reserved	R/W	0h	
2	BUCK0_PG_INT	R/W1C	0h	Latched status bit indicating that the BUCK0 output voltage reached power-good-threshold level. Write this bit to 1h to clear.
1	BUCK0_SC_INT	R/W1C	0h	Latched status bit indicating that the BUCK0 output voltage has fallen to less than the 0.35-V level during operation or the BUCK0 output did not reach the 0.35-V level in 1 ms from enable. Write this bit to 1h to clear.
0	BUCK0_ILIM_INT	R/W1C	0h	Latched status bit indicating that output current limit is active. Write this bit to 1h to clear.

### 7.6.1.12 INT\_BUCK\_2\_3

Address: 0x1D

D7	D6	D5	D4	D3	D2	D1	D0
Reserved	BUCK3_PG_INT	BUCK3_SC_INT	BUCK3_ILIM_INT	Reserved	BUCK2_PG_INT	BUCK2_SC_INT	BUCK2_ILIM_INT

Bits	Field	Type	Default	Description
7	Reserved	R/W	0h	
6	BUCK3_PG_INT	R/W1C	0h	Latched status bit indicating that the BUCK3 output voltage reached the power-good-threshold level. Write this bit to 1h to clear.
5	BUCK3_SC_INT	R/W1C	0h	Latched status bit indicating that the BUCK3 output voltage has fallen to less than the 0.35-V level during operation or the BUCK3 output did not reach the 0.35-V level in 1 ms from enable. Write this bit to 1h to clear.
4	BUCK3_ILIM_INT	R/W1C	0h	Latched status bit indicating that the output current limit is active. Write this bit to 1h to clear.
3	Reserved	R/W	0h	
2	BUCK2_PG_INT	R/W1C	0h	Latched status bit indicating that the BUCK2 output voltage reached the power-good-threshold level. Write this bit to 1h to clear.
1	BUCK2_SC_INT	R/W1C	0h	Latched status bit indicating that the BUCK2 output voltage has fallen to less than the 0.35-V level during operation or the BUCK2 output did not reach the 0.35-V level in 1 ms from enable. Write this bit to 1h to clear.
0	BUCK2_ILIM_INT	R/W1C	0h	Latched status bit indicating that the output current limit is active. Write this bit to 1h to clear.

### 7.6.1.13 TOP\_STAT

Address: 0x1E

D7	D6	D5	D4	D3	D2	D1	D0
Reserved			SYNC_CLK_STAT	TDIE_SD_STAT	TDIE_WARN_STAT	OVP_STAT	Reserved

Bits	Field	Type	Default	Description
7:5	Reserved	R	0h	
4	SYNC_CLK_STAT	R	0h	Status bit indicating the status of the external clock (CLKIN). 0h = External clock frequency is valid 1h = External clock frequency is not valid
3	TDIE_SD_STAT	R	0h	Status bit indicating the status of the thermal shutdown condition. 0h = Die temperature is less than the thermal shutdown level 1h = Die temperature is greater than the thermal shutdown level
2	TDIE_WARN_STAT	R	0h	Status bit indicating the status of thermal warning condition. 0h = Die temperature is less than the thermal warning level 1h = Die temperature is greater than the thermal warning level
1	OVP_STAT	R	0h	Status bit indicating the status of input overvoltage monitoring. 0h = Input voltage is less than the overvoltage threshold level 1h = Input voltage is greater than the overvoltage threshold level
0	Reserved	R	0h	

**7.6.1.14 BUCK\_0\_1\_STAT**

Address: 0x1F

D7	D6	D5	D4	D3	D2	D1	D0
BUCK1_STAT	BUCK1_PG_STAT	Reserved	BUCK1_ILIM_STAT	BUCK0_STAT	BUCK0_PG_STAT	Reserved	BUCK0_ILIM_STAT

Bits	Field	Type	Default	Description
7	BUCK1_STAT	R	0	Status bit indicating the enable or disable status of the BUCK1 regulator. 0h = BUCK1 regulator is disabled 1h = BUCK1 regulator is enabled
6	BUCK1_PG_STAT	R	0	Status bit indicating the validity of the BUCK1 output voltage (raw status). 0h = BUCK1 output is less than the power-good-threshold level 1h = BUCK1 output is greater than the power-good-threshold level
5	Reserved	R	0	
4	BUCK1_ILIM_STAT	R	0	Status bit indicating the BUCK1 current limit status (raw status). 0h = BUCK1 output current is less than the current limit level 1h = BUCK1 output current limit is active
3	BUCK0_STAT	R	0	Status bit indicating the enable or disable status of the BUCK0 regulator. 0h = BUCK0 regulator is disabled 1h = BUCK0 regulator is enabled
2	BUCK0_PG_STAT	R	0	Status bit indicating the validity of the BUCK0 output voltage (raw status). 0h = BUCK0 output is less than the power-good-threshold level 1h = BUCK0 output is greater than the power-good-threshold level
1	Reserved	R	0	
0	BUCK0_ILIM_STAT	R	0	Status bit indicating the BUCK0 current limit status (raw status). 0h = BUCK0 output current is less than the current limit level 1h = BUCK0 output current limit is active

### 7.6.1.15 BUCK\_2\_3\_STAT

Address: 0x20

D7	D6	D5	D4	D3	D2	D1	D0
BUCK3_STAT	BUCK3_PG_STAT	Reserved	BUCK3_ILIM_STAT	BUCK2_STAT	BUCK2_PG_STAT	Reserved	BUCK2_ILIM_STAT

Bits	Field	Type	Default	Description
7	BUCK3_STAT	R	0	Status bit indicating the enable or disable status of the BUCK3 regulator. 0h = BUCK3 regulator is disabled 1h = BUCK3 regulator is enabled
6	BUCK3_PG_STAT	R	0	Status bit indicating the validity of the BUCK3 output voltage (raw status). 0h = BUCK3 output is less than the power-good-threshold level 1h = BUCK3 output is greater than the power-good-threshold level
5	Reserved	R	0	
4	BUCK3_ILIM_STAT	R	0	Status bit indicating the BUCK3 current limit status (raw status). 0h = BUCK3 output current is less than the current limit level 1h = BUCK3 output current limit is active
3	BUCK2_STAT	R	0	Status bit indicating the enable or disable status of the BUCK2 regulator. 0h = BUCK2 regulator is disabled 1h = BUCK2 regulator is enabled
2	BUCK2_PG_STAT	R	0	Status bit indicating the validity of the BUCK2 output voltage (raw status). 0h = BUCK2 output is less than the power-good-threshold level 1h = BUCK2 output is greater than the power-good-threshold level
1	Reserved	R	0	
0	BUCK2_ILIM_STAT	R	0	Status bit indicating the BUCK2 current limit status (raw status). 0h = BUCK2 output current is less than the current limit level 1h = BUCK2 output current limit is active

### 7.6.1.16 TOP\_MASK1

Address: 0x21

D7	D6	D5	D4	D3	D2	D1	D0
Reserved	Reserved	Reserved	SYNC_CLK_MASK	Reserved	TDIE_WARN_MASK	Reserved	I_LOAD_READY_MASK

Bits	Field	Type	Default	Description
7	Reserved	R/W	1h	
6:5	Reserved	R/W	0h	
4	SYNC_CLK_MASK	R/W	X	Masking for the external clock detection interrupt (the NO_SYNC_CLK bit in the INT_TOP1 register) 0h = Interrupt generated 1h = Interrupt not generated
3	Reserved	R/W	0h	
2	TDIE_WARN_MASK	R/W	X	Masking for the thermal warning interrupt (the TDIE_WARN bit in the INT_TOP1 register) This bit does not affect TDIE_WARN_STAT status bit in the TOP_STAT register. 0h = Interrupt generated 1h = Interrupt not generated
1	Reserved	R/W	0	
0	I_LOAD_READY_MASK	R/W	X	Masking for the load-current measurement-ready interrupt (the I_LOAD_READY bit in the INT_TOP register). 0h = Interrupt generated 1h = Interrupt not generated

**7.6.1.17 TOP\_MASK2**

Address: 0x22

D7	D6	D5	D4	D3	D2	D1	D0
Reserved							RESET_REG_MASK
Bits	Field	Type	Default	Description			
7:1	Reserved	R/W	0h				
0	RESET_REG_MASK	R/W	X	Masking for the register reset interrupt (the RESET_REG bit in the INT_TOP2 register) 0h = Interrupt generated 1h = Interrupt not generated			

**7.6.1.18 BUCK\_0\_1\_MASK**

Address: 0x23

D7	D6	D5	D4	D3	D2	D1	D0
Reserved	BUCK1_PG_MASK	Reserved	BUCK1_ILIM_MASK	Reserved	BUCK0_PG_MASK	Reserved	BUCK0_ILIM_MASK
Bits	Field	Type	Default	Description			
7	Reserved	R/W	0h				
6	BUCK1_PG_MASK	R/W	X	Masking for the BUCK1 power-good interrupt (the BUCK1_PG_INT bit in the INT_BUCK_0_1 register) This bit does not affect BUCK1_PG_STAT status bit in BUCK_0_1_STAT register. 0h = Interrupt generated 1h = Interrupt not generated			
5	Reserved	R	0h				
4	BUCK1_ILIM_MASK	R/W	X	Masking for the BUCK1 current-limit-detection interrupt (the BUCK1_ILIM_INT bit in the INT_BUCK_0_1 register) This bit does not affect the BUCK1_ILIM_STAT status bit in the BUCK_0_1_STAT register. 0h = Interrupt generated 1h = Interrupt not generated			
3	Reserved	R/W	0h				
2	BUCK0_PG_MASK	R/W	X	Masking for the BUCK0 power-good interrupt (the BUCK0_PG_INT bit in the INT_BUCK_0_1 register) This bit does not affect the BUCK0_PG_STAT status bit in the BUCK_0_1_STAT register. 0h = Interrupt generated 1h = Interrupt not generated			
1	Reserved	R	0h				
0	BUCK0_ILIM_MASK	R/W	X	Masking for the BUCK0 current-limit-detection interrupt (the BUCK0_ILIM_INT bit in the INT_BUCK_0_1 register) This bit does not affect the BUCK0_ILIM_STAT status bit in the BUCK_0_1_STAT register. 0h = Interrupt generated 1h = Interrupt not generated			



### 7.6.1.19 BUCK\_2\_3\_MASK

Address: 0x24

D7	D6	D5	D4	D3	D2	D1	D0
Reserved	BUCK3_PG_MASK	Reserved	BUCK3_ILIM_MASK	Reserved	BUCK2_PG_MASK	Reserved	BUCK2_ILIM_MASK

Bits	Field	Type	Default	Description
7	Reserved	R/W	0h	
6	BUCK3_PG_MASK	R/W	X	Masking for the BUCK3 power-good interrupt (the BUCK3_PG_INT bit in the INT_BUCK_2_3 register) This bit does not affect the BUCK3_PG_STAT status bit in the BUCK_2_3_STAT register. 0h = Interrupt generated 1h = Interrupt not generated
5	Reserved	R	0h	
4	BUCK3_ILIM_MASK	R/W	X	Masking for the BUCK3 current-limit-detection interrupt (the BUCK3_ILIM_INT bit in the INT_BUCK_2_3 register) This bit does not affect the BUCK3_ILIM_STAT status bit in the BUCK_2_3_STAT register. 0h = Interrupt generated 1h = Interrupt not generated
3	Reserved	R/W	0h	
2	BUCK2_PG_MASK	R/W	X	Masking for the BUCK2 power-good interrupt (the BUCK2_PG_INT bit in the INT_BUCK_2_3 register) This bit does not affect the BUCK2_PG_STAT status bit in the BUCK_2_3_STAT register. 0h = Interrupt generated 1h = Interrupt not generated
1	Reserved	R	0h	
0	BUCK2_ILIM_MASK	R/W	X	Masking for the BUCK2 current limit-detection interrupt (the BUCK2_ILIM_INT bit in the INT_BUCK_2_3 register) This bit does not affect the BUCK2_ILIM_STAT status bit in the BUCK_2_3_STAT register. 0h = Interrupt generated 1h = Interrupt not generated

### 7.6.1.20 SEL\_I\_LOAD

Address: 0x25

D7	D6	D5	D4	D3	D2	D1	D0
Reserved						LOAD_CURRENT_BUCK_SELECT[1:0]	

Bits	Field	Type	Default	Description
7:2	Reserved	R/W	0h	
1:0	LOAD_CURRENT_BUCK_SELECT[1:0]	R/W	0h	This bit starts the current measurement on the selected regulator. One measurement is started when the register is written. If the selected buck is a master, the measurement result is the sum of the current of both the master and slave bucks. If the selected buck is a slave, the measurement result is the current of the selected slave bucks. 0h = BUCK0 1h = BUCK1 2h = BUCK2 3h = BUCK3

**7.6.1.21 I\_LOAD\_2**

Address: 0x26

D7	D6	D5	D4	D3	D2	D1	D0
Reserved						BUCK_LOAD_CURRENT[9:8]	
Bits	Field	Type	Default	Description			
7:2	Reserved	R	0h				
1:0	BUCK_LOAD_CURRENT[9:8]	R	0h	This register describes the three MSB bits of the average load current on the selected regulator with a resolution of 20 mA per LSB and maximum code corresponding to a 20.47-A current.			

**7.6.1.22 I\_LOAD\_1**

Address: 0x27

D7	D6	D5	D4	D3	D2	D1	D0
BUCK_LOAD_CURRENT[7:0]							
Bits	Field	Type	Default	Description			
7:0	BUCK_LOAD_CURRENT[7:0]	R	0x00	This register describes the eight LSB bits of the average load current on the selected regulator with a resolution of 20 mA per LSB and maximum code corresponding to a 20.47-A current.			

**7.6.1.23 PGOOD\_CTRL1**

Address: 0x28

D7	D6	D5	D4	D3	D2	D1	D0
PG3_SEL[1:0]		PG2_SEL[1:0]		PG1_SEL[1:0]		PG0_SEL[1:0]	
Bits	Field	Type	Default	Description			
7:6	PG3_SEL[1:0]	R/W	X	PGOOD signal source control from the BUCK3 regulator 0h = Masked 1h = Power-good-threshold voltage 2h = Reserved, do not use 3h = Power-good-threshold voltage AND current limit			
5:4	PG2_SEL[1:0]	R/W	X	PGOOD signal source control from the BUCK2 regulator 0h = Masked 1h = Power-good-threshold voltage 2h = Reserved, do not use 3h = Power-good threshold voltage AND current limit			
3:2	PG1_SEL[1:0]	R/W	X	PGOOD signal source control from the BUCK1 regulator 0h = Masked 1h = Power-good-threshold voltage 2h = Reserved, do not use 3h = Power-good-threshold voltage AND current limit			
1:0	PG0_SEL[1:0]	R/W	X	PGOOD signal source control from the BUCK0 regulator 0h = Masked 1h = Power-good-threshold voltage 2h = Reserved, do not use 3h = Power-good-threshold voltage AND current limit			

### 7.6.1.24 PGOOD\_CTRL2

Address: 0x29

D7	D6	D5	D4	D3	D2	D1	D0
HALF_DELAY	EN_PG0_NINT	PGOOD_SET_DELAY	EN_PGFLT_STAT	Reserved	PGOOD_WINDOW	PGOOD_OD	PGOOD_POL

Bits	Field	Type	Default	Description
7	HALF_DELAY	R/W	X	This bit elects the time step for the start-up and shutdown delays. 0h = Start-Up and shutdown delays have 0.5-ms or 1-ms time steps, based on the DOUBLE_DELAY bit in the CONFIG register. 1h = Start-Up and shutdown delays have 0.32-ms or 0.64-ms time steps, based on the DOUBLE_DELAY bit in the CONFIG register.
6	EN_PG0_NINT	R/W	X	This bit combines theBUCK0 PGOOD signal with the nINT signal 0h = BUCK0 PGOOD signal not included with the nINT signal 1h = BUCK0 PGOOD signal included with the nINT signal. If the nINT OR the BUCK0 PGOOD signal is low then the nINT signal is low.
5	PGOOD_SET_DELAY	R/W	X	Debounce time of the output voltage monitoring for the PGOOD signal (only when the PGOOD signal goes valid) 0h = 4-10 $\mu$ s 1h = 11 ms
4	EN_PGFLT_STAT	R/W	X	Operation mode for PGOOD signal 0h = Indicates live status of monitored voltage outputs 1h = Indicates status of the PGOOD_FLT register, inactive if at least one of the PGx_FLT bit is inactive
3	Reserved	R/W	0h	
2	PGOOD_WINDOW	R/W	X	Voltage monitoring method for the PGOOD signal 0h = Only undervoltage monitoring 1h = Overvoltage and undervoltage monitoring
1	PGOOD_OD	R/W	X	PGOOD signal type 0h = Push-pull output (VANA level) 1h = Open-drain output
0	PGOOD_POL	R/W	X	PGOOD signal polarity 0h = PGOOD signal high when monitored outputs are valid 1h = PGOOD signal low when monitored outputs are valid

**LP875701-Q1**

JAJSGN6A – DECEMBER 2019 – REVISED AUGUST 2021

**7.6.1.25 PGOOD\_FLT**

Address: 0x2A

D7	D6	D5	D4	D3	D2	D1	D0
Reserved				PG3_FLT	PG2_FLT	PG1_FLT	PG0_FLT
Bits	Field	Type	Default	Description			
7:4	Reserved	R/W	0x0				
3	PG3_FLT	R	0	Source for the PGOOD inactive signal 0h = BUCK3 has not set the PGOOD signal inactive. 1h = BUCK3 has set the PGOOD signal inactive. This bit can be cleared by reading this register when the BUCK3 output is valid.			
2	PG2_FLT	R	0	Source for the PGOOD inactive signal 0h = BUCK2 has not set the PGOOD signal inactive. 1h = BUCK2 has set the PGOOD signal inactive. This bit can be cleared by reading this register when the BUCK2 output is valid.			
1	PG1_FLT	R	0	Source for the PGOOD inactive signal 0h = BUCK1 has not set the PGOOD signal inactive. 1h = BUCK1 has set the PGOOD signal inactive. This bit can be cleared by reading this register when the BUCK1 output is valid.			
0	PG0_FLT	R	0	Source for the PGOOD inactive signal 0h = BUCK0 has not set the PGOOD signal inactive. 1h = BUCK0 has set the PGOOD signal inactive. This bit can be cleared by reading this register when the BUCK0 output is valid.			

**7.6.1.26 PLL\_CTRL**

Address: 0x2B

D7	D6	D5	D4	D3	D2	D1	D0
PLL_MODE[1:0]		Reserved	EXT_CLK_FREQ[4:0]				
Bits	Field	Type	Default	Description			
7:6	PLL_MODE[1:0]	R/W	X	This bit selects the external clock and PLL operation. 0h = Forced to internal RC oscillator (PLL is disabled). 1h = PLL is enabled in the STANDBY and ACTIVE states. Automatic external clock use when available, interrupt generated if external clock appears or disappears. 2h = PLL is enabled only in the ACTIVE state. Automatic external clock use when available, interrupt generated if external clock appears or disappears. 3h = Reserved			
5	Reserved	R/W	0				
4:0	EXT_CLK_FREQ[4:0]	R/W	X	Frequency of the external clock (CLKIN). For the input clock frequency tolerance see the <i>Electrical Characteristics</i> table. Settings 18h through 1Fh are reserved and must not be used. 0x00h = 1 MHz 0x01h = 2 MHz 2h = 3 MHz 16h = 23 MHz 17h = 24 MHz .			

### 7.6.1.27 PIN\_FUNCTION

Address: 0x2C

		D7	D6	D5	D4	D3	D2	D1	D0
		EN_SPREAD_SPEC	EN_PIN_CTRL_GPIO3	EN_PIN_SELECT_GPIO3	EN_PIN_CTRL_GPIO2	EN_PIN_SELECT_GPIO2	GPIO3_SEL	GPIO2_SEL	GPIO1_SEL

Bits	Field	Type	Default	Description
7	EN_SPREAD_SPEC	R/W	X	This bit enables the spread-spectrum feature. 0h = Disabled 1h = Enabled
6	EN_PIN_CTRL_GPIO3	R/W	X	This bit enables EN1 and EN2 pin control for GPIO3 (the GPIO3_SEL bit is set to 1h AND the GPIO3_DIR bit is set to 1h). 0h = Only GPIO3_OUT bit controls GPIO3 1h = GPIO3_OUT bit AND ENx pin control GPIO3
5	EN_PIN_SELECT_GPIO3	R/W	X	This bit enables EN1 and EN2 pin control for GPIO3. 0h = GPIO3_SEL bit AND EN1 pin control GPIO3 1h = GPIO3_SEL bit AND EN2 pin control GPIO3
4	EN_PIN_CTRL_GPIO2	R/W	X	This bit enables EN1 and EN3 pin control for GPIO2 (the GPIO2_SEL bit is set to 1h AND the GPIO2_DIR bit is set to 1h). 0h = Only GPIO2_OUT bit controls GPIO2 1h = GPIO2_OUT bit AND ENx pin control GPIO2
3	EN_PIN_SELECT_GPIO2	R/W	X	This bit enables EN1 and EN3 pin control for GPIO2 0h = GPIO2_SEL bit AND EN1 pin control GPIO2 1h = GPIO2_SEL bit AND EN3 pin control GPIO2
2	GPIO3_SEL	R/W	X	This bit selects the EN3 pin function 0h = EN3 1h = GPIO3
1	GPIO2_SEL	R/W	X	This bit selects the EN2 pin function 0h = EN2 1h = GPIO2
0	GPIO1_SEL	R/W	X	This bit selects the EN1 pin function 0h = EN1 1h = GPIO1

**LP875701-Q1**

JAJSGN6A – DECEMBER 2019 – REVISED AUGUST 2021

**7.6.1.28 GPIO\_CONFIG**

Address: 0x2D

D7		D6		D5		D4		D3		D2		D1		D0	
Reserved		GPIO3_OD		GPIO2_OD		GPIO1_OD		Reserved		GPIO3_DIR		GPIO2_DIR		GPIO1_DIR	
Bits	Field	Type	Default	Description											
7	Reserved	R	0h												
6	GPIO3_OD	R/W	X	GPIO3 signal type when configured as an output 0h = Push-pull output (VANA level) 1h = Open-drain output											
5	GPIO2_OD	R/W	X	GPIO2 signal type when configured as an output 0h = Push-pull output (VANA level) 1h = Open-drain output											
4	GPIO1_OD	R/W	X	GPIO1 signal type when configured as an output 0h = Push-pull output (VANA level) 1h = Open-drain output											
3	Reserved	R	0h												
2	GPIO3_DIR	R/W	X	GPIO3 signal direction 0h = Input 1h = Output											
1	GPIO2_DIR	R/W	X	GPIO2 signal direction 0h = Input 1h = Output											
0	GPIO1_DIR	R/W	X	GPIO1 signal direction 0h = Input 1h = Output											

**7.6.1.29 GPIO\_IN**

Address: 0x2E

D7		D6		D5		D4		D3		D2		D1		D0	
Reserved										GPIO3_IN		GPIO2_IN		GPIO1_IN	
Bits	Field	Type	Default	Description											
7:3	Reserved	R	0h												
2	GPIO3_IN	R	0h	State of the GPIO3 signal 0h = Logic-low level 1h = Logic high level											
1	GPIO2_IN	R	0h	State of the GPIO2 signal 0h = Logic-low level 1h = Logic-high level											
0	GPIO1_IN	R	0h	State of the GPIO1 signal 0h = Logic-low level 1h = Logic-high level											

### 7.6.1.30 GPIO\_OUT

Address: 0x2F

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

Reserved	GPIO3_OUT	GPIO2_OUT	GPIO1_OUT
----------	-----------	-----------	-----------

Bits	Field	Type	Default	Description
7:3	Reserved	R/W	0h	
2	GPIO3_OUT	R/W	X	Control for theGPIO3 signal when configured as the GPIO output 0h = Logic-low level 1h = Logic-high level
1	GPIO2_OUT	R/W	X	Control for the GPIO2 signal when configured as the GPIO output 0h = Logic-low level 1h = Logic-high level
0	GPIO1_OUT	R/W	0h	Control for theGPIO1 signal when configured as the GPIO output 0h = Logic-low level 1h = Logic-high level

## 8 Application and Implementation

### Note

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 8.1 Application Information

The LP875701-Q1 is a multiphase step-down converter with four switcher cores, which is configured as a single output 4-phase regulator.

### 8.2 Typical Application




図 8-1. 4-Phase Configuration

#### 8.2.1 Design Requirements

##### 8.2.1.1 Inductor Selection

The inductors  $L_0$ ,  $L_1$ ,  $L_2$ , and  $L_3$  are shown in [セクション 8.2](#). The inductance and DCR of the inductor affects the control loop of the buck regulator. TI recommends using inductors similar to those listed in [表 8-1](#). Pay attention to the saturation current and temperature rise current of the inductor. Check that the saturation current is higher than the peak current limit and the temperature rise current is higher than the maximum expected rms output current. The minimum effective inductance to make sure performance is good is  $0.22 \mu\text{H}$  at maximum peak output current over the operating temperature range. DC resistance of the inductor must be less than  $0.05 \Omega$  for good efficiency at high-current condition. The inductor AC loss (resistance) also affects conversion efficiency. Higher Q factor at switching frequency usually gives better efficiency at light load to middle load. Shielded inductors are preferred as they radiate less noise.



**表 8-1. Recommended Inductors**

MANUFACTURER	PART NUMBER	VALUE	DIMENSIONS L × W × H (mm)	RATED DC CURRENT, I <sub>SAT</sub> maximum (typical) / I <sub>TEMP</sub> maximum (typical) (A)	DCR typical / maximum (mΩ)
Murata	DFE252012PD-R33M	0.33 μH (20%)	2.5 × 2 × 1.2	6.0 (-) / 4.6 (-) <sup>(1)</sup>	- / 23

(1) Operating temperature range is up to 125°C including self temperature rise.

### 8.2.1.2 Input Capacitor Selection

The input capacitors C<sub>IN0</sub>, C<sub>IN1</sub>, C<sub>IN2</sub>, and C<sub>IN3</sub> are shown in [セクション 8.2](#). A ceramic input bypass capacitor of 10 μF is required for each phase of the regulator. Place the input capacitor as close as possible to the VIN\_Bx pin and PGND\_Bx pin of the device. A larger value or higher voltage rating improves the input voltage filtering. Use X7R type of capacitors, not Y5V or F. DC bias characteristics capacitors must be considered. The minimum effective input capacitance to make sure performance is good is 1.9 μF for each buck input at the maximum input voltage including tolerances and ambient temperature range. This value assumes that at least 22 μF of additional capacitance is common for all the power input pins on the system power rail. See [表 8-2](#).

The input filter capacitor supplies current to the high-side FET switch in the first half of each cycle and decreases voltage ripple imposed on the input power source. A ceramic capacitor's low ESR provides the best noise filtering of the input voltage spikes due to this rapidly changing current. Select an input filter capacitor with sufficient ripple current rating. In addition ferrite can be used in front of the input capacitor to decrease the EMI.

**表 8-2. Recommended Input Capacitors (X7R Dielectric)**

MANUFACTURER	PART NUMBER	VALUE	CASE SIZE	DIMENSIONS L × W × H (mm)	VOLTAGE RATING (V)
Murata	GCM21BR71A106KE22	10 μF (10%)	0805	2 × 1.25 × 1.25	10 V

### 8.2.1.3 Output Capacitor Selection

The output capacitors C<sub>OUT0</sub>, C<sub>OUT1</sub>, C<sub>OUT2</sub>, and C<sub>OUT3</sub> are shown in [セクション 8.2](#). A ceramic local output capacitor of 22 μF is required per phase. Use ceramic capacitors, X7R or X7T types; do not use Y5V or F. DC bias voltage characteristics of ceramic capacitors must be considered. The output filter capacitor smooths out current flow from the inductor to the load, helps keep a steady output voltage during transient load changes and decreases output voltage ripple. These capacitors must be selected with sufficient capacitance and sufficiently low ESR and ESL to do these functions. The minimum effective output capacitance to make sure performance is good is 10 μF for each phase including the DC voltage roll-off, tolerances, aging and temperature effects.

The output voltage ripple is caused by the charging and discharging of the output capacitor and also due to its R<sub>ESR</sub>. The R<sub>ESR</sub> is frequency dependent (as well as temperature dependent); make sure the value used for selection process is at the switching frequency of the part. See [表 8-3](#).

POL capacitor (C<sub>POL0</sub>) needs to be used to maintain output voltage stability and improve load transient performance and to decrease the ripple voltage. Note that the output capacitor may be the limiting factor in the output voltage ramp and the maximum total output capacitance listed in electrical characteristics must not be exceeded. At shutdown the output voltage is discharged to 0.6 V level using forced-PWM operation. This can increase the input voltage if the load current is small and the output capacitor is large. Below 0.6 V level the output capacitor is discharged by the internal discharge resistor and with large capacitor more time is required to settle V<sub>OUT</sub> down as a consequence of the increased time constant.

**表 8-3. Recommended Output Capacitors (X7R or X7T Dielectric)**

MANUFACTURER	PART NUMBER	VALUE	CASE SIZE	DIMENSIONS L × W × H (mm)	VOLTAGE RATING (V)
Murata	GCM31CR71A226KE02	22 $\mu$ F (10%)	1206	3.2 × 1.6 × 1.6	10

**8.2.1.4 Snubber Components**

If the input voltage for the regulators is above 4 V, snubber components are needed at the switching nodes to decrease voltage spiking in the switching node and to improve EMI. The snubber capacitors  $C_0$ ,  $C_1$ ,  $C_2$ , and  $C_3$  and the snubber resistors  $R_0$ ,  $R_1$ ,  $R_2$ , and  $R_3$  are shown in [图 8-1](#). The recommended components are shown in [表 8-4](#) and these component values give good performance on LP875701-Q1 EVM. The optimal resistance and capacitance values finally depend on the PCB layout.

**表 8-4. Recommended Snubber Components**

MANUFACTURER	PART NUMBER	VALUE	CASE SIZE	DIMENSIONS L × W × H (mm)	VOLTAGE / POWER RATING
Vishay-Dale	CRCW04023R90JNED	3.9 $\Omega$ (5%)	0402	1 × 0.5 × 0.4	62 mW
Murata	GCM1555C1H391JA16	390 pF (5%)	0402	1 × 0.5 × 0.5	50 V

**8.2.1.5 Supply Filtering Components**

The VANA input is used to supply analog and digital circuits in the device. See [表 8-5](#) for recommended components for VANA input supply filtering.


**表 8-5. Recommended Supply Filtering Components**

MANUFACTURER	PART NUMBER	VALUE	CASE SIZE	DIMENSIONS L × W × H (mm)	VOLTAGE RATING (V)
Murata	GCM155R71C104KA55	100 nF (10%)	0402	1.0 × 0.5 × 0.5	16
Murata	GCM188R71C104KA37	100 nF (10%)	0603	1.6 × 0.8 × 0.8	16

**8.2.2 Detailed Design Procedure**


The performance of the LP875701-Q1 device depends greatly on the care taken in designing the printed circuit board (PCB). The use of low-inductance and low serial-resistance ceramic capacitors is strongly recommended, while correct grounding is crucial. Attention must be given to decoupling the power supplies. Decoupling capacitors must be connected close to the device and between the power and ground pins to support high peak currents being drawn from system power rail during turnon of the switching MOSFETs. Keep input and output traces as short as possible, because trace inductance, resistance, and capacitance can easily become the performance limiting items. The separate power pins VIN\_Bx are not connected together internally. Connect the VIN\_Bx power connections together outside the package using power plane construction.

### 8.2.3 Application Curves




$V_{OUT} = 1.0$  Volt

8-2. Efficiency in Forced-PWM-Four-Phase mode




$V_{OUT} = 1.0$  Volt

8-3. Efficiency in Forced-PWM-Four-Phase Mode




$V_{OUT} = 1.0$  Volt

8-4. Output Voltage vs Load Current in Forced-PWM-Four-Phase Mode




$V_{OUT} = 1.0$  Volt  $I_{LOAD} = 1$  A / phase  
(4 A total)

8-5. Output Voltage vs Temperature




$V_{OUT} = 1.0$  Volt Slew-Rate = 3.8 mV /  $\mu$ s  $I_{LOAD} = 0$  A

8-6. Start-Up With EN1, Forced-PWM-Four-Phase Mode




$V_{OUT} = 1.0$  Volt Slew-Rate = 3.8 mV /  $\mu$ s  $R_{LOAD} = 0.25$   $\Omega$

8-7. Start-Up With EN1, Forced-PWM-Four-Phase Mode




$V_{OUT} = 1.0 \text{ Volt}$     Slew-Rate = 3.8  $\text{mV} / \mu\text{s}$      $R_{LOAD} = 0.25 \Omega$

**8-8. Shutdown With EN1, Forced-PWM-Four-Phase Mode**




$V_{OUT} = 1.0 \text{ Volt}$ ,  $V_{IN} = 3.3 \text{ V}$      $I_{LOAD} = 200 \text{ mA}$     Internal Clock, Spread-Spectrum Enabled

**8-9. Output Voltage Ripple, Forced-PWM-Four-Phase Mode**




$V_{OUT} = 1.0 \text{ Volt}$ ,  $V_{IN} = 5.0 \text{ V}$      $I_{LOAD} = 200 \text{ mA}$     Internal Clock, Spread-Spectrum Enabled

**8-10. Output Voltage Ripple, Forced-PWM-Four-Phase Mode**




$V_{OUT} = 1.0 \text{ Volt}$ ,  $V_{IN} = 3.3 \text{ V}$      $I_{OUT} = 1.5 \text{ A} \rightarrow 7.5 \text{ A}$      $t_R = t_F = 1 \mu\text{s}$

**8-11. Transient Load Step Response, Forced-PWM-Four-Phase Mode,  $T_A = +25^\circ\text{C}$**




$V_{OUT} = 1.0 \text{ Volt}$ ,  $V_{IN} = 3.3 \text{ V}$      $I_{OUT} = 1.5 \text{ A} \rightarrow 7.5 \text{ A}$      $t_R = t_F = 1 \mu\text{s}$

**8-12. Transient Load Step Response, Forced-PWM-Four-Phase Mode,  $T_A = -40^\circ\text{C}$**




$V_{OUT} = 1.0 \text{ Volt}$ ,  $V_{IN} = 3.3 \text{ V}$      $I_{OUT} = 1.5 \text{ A} \rightarrow 7.5 \text{ A}$      $t_R = t_F = 1 \mu\text{s}$

**8-13. Transient Load Step Response, Forced-PWM-Four-Phase Mode,  $T_A = +125^\circ\text{C}$**




$V_{OUT} = 1.0$  Volt,  $V_{IN} = 5.0$  V  
 $I_{OUT} = 1.5$  A  $\rightarrow$  7.5 A  $\rightarrow$  1.5 A  
 $t_R = t_F = 1$   $\mu$ s

**8-14. Transient Load Step Response, Forced-PWM-Four-Phase Mode,  $T_A = +25^\circ\text{C}$**



$V_{OUT} = 1.0$  Volt,  $V_{IN} = 5.0$  V  
 $I_{OUT} = 1.5$  A  $\rightarrow$  7.5 A  $\rightarrow$  1.5 A  
 $t_R = t_F = 1$   $\mu$ s

**8-15. Transient Load Step Response, Forced-PWM-Four-Phase Mode,  $T_A = -40^\circ\text{C}$**



$V_{OUT} = 1.0$  Volt,  $V_{IN} = 5.0$  V  
 $I_{OUT} = 1.5$  A  $\rightarrow$  7.5 A  $\rightarrow$  1.5 A  
 $t_R = t_F = 1$   $\mu$ s

**8-16. Transient Load Step Response, Forced-PWM-Four-Phase Mode,  $T_A = +125^\circ\text{C}$**

## 9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range from 2.8 V and 5.5 V. This input supply must be well regulated and can withstand maximum input current and keep a stable voltage without voltage drop even at load transition condition. The resistance of the input supply rail must be low enough that the input current transient does not cause too high drop in the LP875701-Q1 supply voltage that can cause false UVLO fault triggering. If the input supply is located more than a few inches from the LP875701-Q1 additional bulk capacitance may be required in addition to the ceramic bypass capacitors.

## 10 Layout

### 10.1 Layout Guidelines


The high frequency and large switching currents of the LP875701-Q1 make the choice of layout important. Good power supply results only occur when care is given to correct design and layout. Layout affects noise pickup and generation and can cause a good design to perform with less-than-expected results. With a range of output currents from milliamps to 10 A and over, good power supply layout is much more difficult than most general PCB design. Use the following steps as a reference to make sure the device is stable and keeps correct voltage and current regulation across its intended operating voltage and current range.

- Place  $C_{IN}$  as close as possible to the VIN\_Bx pin and the PGND\_Bxx pin. Route the  $V_{IN}$  trace wide and thick to avoid IR drops. The trace between the positive node of the input capacitor and the VIN\_Bx pin(s) of LP875701-Q1, as well as the trace between the negative node of the input capacitor and power PGND\_Bxx pin(s), must be kept as short as possible. The input capacitance provides a low-impedance voltage source for the switching converter. The inductance of the connection is the most important parameter of a local decoupling capacitor — parasitic inductance on these traces must be kept as small as possible for correct device operation. The parasitic inductance can be decreased by using a ground plane as close as possible to top layer by using thin dielectric layer between top layer and ground plane.
- The output filter, consisting of COUT and L, converts the switching signal at SW\_Bx to the noiseless output voltage. It must be placed as close as possible to the device keeping the switch node small, for best EMI behavior. Route the traces between the LP875701-Q1 output capacitors and the load direct and wide to avoid losses due to the IR drop.
- Input for analog blocks (VANA and AGND) must be isolated from noisy signals. Connect VANA directly to a quiet system voltage node and AGND to a quiet ground point where no IR drop occurs. Place the decoupling capacitor as close as possible to the VANA pin.
- If the processor load supports remote voltage sensing, connect the feedback pins FB\_Bx of the LP875701-Q1 device to the respective sense pins on the processor. The sense lines are susceptible to noise. They must be kept away from noisy signals such as PGND\_Bxx, VIN\_Bx, and SW\_Bx, as well as high bandwidth signals such as the I<sup>2</sup>C. Avoid both capacitive and inductive coupling by keeping the sense lines short, direct, and close to each other. Run the lines in a quiet layer. Isolate them from noisy signals by a voltage or ground plane if possible. Running the signal as a differential pair is recommended for multiphase outputs. If series resistors are used for load current measurement, place them after connection of the voltage feedback. Connect feedback pin FB\_B0 to supply terminal of the point-of-load, and feedback pin FB\_B1 to the GND of the point-of-load.
- PGND\_Bxx, VIN\_Bx and SW\_Bx must be routed on thick layers. They must not surround inner signal layers, which are cannot withstand interference from noisy PGND\_Bxx, VIN\_Bx and SW\_Bx.
- If the input voltage is above 4 V, place snubber components (capacitor and resistor) between SW\_Bx and ground on all four phases. The components can be also placed to the other side of the board if there are area limitations and the routing traces can be kept short.

Due to the small package of this converter and the overall small solution size, the thermal performance of the PCB layout is important. Many system-dependent parameters such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power dissipation limits of a given component. Correct PCB layout, focusing on thermal performance, results in lower die temperatures. Wide and thick power traces can sink dissipated heat. This can be improved further on multi-layer PCB designs with vias to different planes. This results in decreased junction-to-ambient ( $R_{\theta JA}$ ) and junction-to-board ( $R_{\theta JB}$ ) thermal resistances and thereby decreases the device junction temperature,  $T_J$ . TI strongly recommends doing a careful system-level 2D or full 3D dynamic thermal analysis at the beginning product design process, by using a thermal modeling analysis software.

## 10.2 Layout Example

Below example is an illustrative example only. For an exact PCB layout example, please refer to the EVM Manual



A. The output voltage rails are shorted together based on the configuration as shown in [セクション 8.2](#).

### ☒ 10-1. Board Layout

## 11 Device and Documentation Support

### 11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.2 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

### 11.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.5 Glossary



[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP875701ARNFRQ1	ACTIVE	VQFN-HR	RNF	26	3000	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-40 to 125	LP8757 01A-Q1	
LP875701ARNFTQ1	ACTIVE	VQFN-HR	RNF	26	250	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-40 to 125	LP8757 01A-Q1	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP875701ARNFRQ1	VQFN-HR	RNF	26	3000	330.0	12.4	4.25	4.75	1.2	8.0	12.0	Q1
LP875701ARNFTQ1	VQFN-HR	RNF	26	250	180.0	12.4	4.25	4.75	1.2	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP875701ARNFRQ1	VQFN-HR	RNF	26	3000	346.0	346.0	35.0
LP875701ARNFTQ1	VQFN-HR	RNF	26	250	200.0	183.0	25.0



4222978/C 04/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


RNF0026B

VQFN-HR - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAIL  
NOT TO SCALE

4222978/C 04/2018

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RNF0026B

VQFN-HR - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
 BASED ON 0.125 mm THICK STENCIL

PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
 PADS 1, 8, 14 & 21: 87% - PADS 9-13 & 22-26: 88% - THERMAL PAD 27: 87%  
 SCALE:25X

4222978/C 04/2018

NOTES: (continued)

6. For alternate stencil design recommendations, see IPC-7525 or board assembly site preference.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](https://www.ti.com) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022, Texas Instruments Incorporated