


LM66100-Q1 5.5V、1.5A、79mΩ、車載用、低静止電流 (IQ) の理想ダイオード、 入力極性保護付き

1 特長

- 車載アプリケーション用に AEC-Q100 認定済み:
 - デバイス温度グレード 1: -40°C ~ 125°C の動作時周囲温度範囲
- 広い動作電圧範囲: 1.5V ~ 5.5V
- VIN の逆電圧スタンドオフ: -6V (絶対最大値)
- 最大連続電流 (I_{MAX}): 1.5A
- オン抵抗 (R_{ON}):
 - 5V V_{IN}: 79mΩ (標準値)
 - 3.6V V_{IN}: 91mΩ (標準値)
 - 1.8V V_{IN}: 141mΩ (標準値)
- コンパレータのチップ・イネーブル (CE)
- チャンネルのステータス表示 (ST)
- 低消費電流:
 - 3.6V V_{IN} 時のシャットダウン電流 (I_{SD, VIN}): 120nA (標準値)
 - 3.6V V_{IN} 時の静止電流 (I_{Q, VIN}): 150nA (標準値)

2 アプリケーション

- インフォテインメントおよびクラスター・ヘッド・ユニット
- 車載対応、クラスター・ディスプレイ
- ADAS サラウンド・ビュー・システムの ECU
- ボディ・コントロール・モジュールおよびゲートウェイ



代表的なアプリケーション

3 概要

LM66100-Q1 は、各種アプリケーションに適した単一入力、単一出力 (SISO) の集積化理想ダイオードです。このデバイスは、1.5V ~ 5.5V の入力電圧範囲で動作でき、最大 1.5A の連続電流をサポートできる P チャネル MOSFET を内蔵しています。

チップ・イネーブルは、 $\overline{\text{CE}}$ ピンの電圧を入力電圧と比較することで動作します。 $\overline{\text{CE}}$ ピンの電圧が VIN より高い場合、デバイスはディセーブルで、MOSFET はオフです。 $\overline{\text{CE}}$ ピンの電圧の方が低い場合、MOSFET はオンです。LM66100-Q1 には逆極性保護 (RPP) 機能もあり、バッテリーの逆接続など入力の誤配線からデバイスを保護します。

デュアル・ダイオードの OR 実装のように、2 つの LM66100-Q1 デバイスを OR 構成で使用することもできます。この構成では、極めて高い入力電圧を出力に伝達しながら、逆電流が入力電源に流れ込むのを阻止できます。これらのデバイスは内部電圧コンパレータで入力と出力の電圧を比較し、逆電流がブロックされるようにします。

LM66100-Q1 は標準の SC-70 パッケージで供給され、 -40°C ~ 150°C の接合部温度範囲で仕様が規定されています。

製品情報⁽¹⁾

| 部品番号 | パッケージ | 本体サイズ (公称) |
|------------|-----------|---------------|
| LM66100-Q1 | SC-70 (6) | 2.1mm × 2.0mm |

- (1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。



Table of Contents

| | | | |
|--|----|--|----|
| 1 特長 | 1 | 8.3 Feature Description..... | 11 |
| 2 アプリケーション | 1 | 8.4 Device Functional Modes..... | 12 |
| 3 概要 | 1 | 9 Application and Implementation | 12 |
| 4 Revision History | 2 | 9.1 Application Information..... | 12 |
| 5 Pin Configuration and Functions | 3 | 9.2 Typical Applications..... | 12 |
| 6 Specifications | 4 | 10 Power Supply Recommendations | 15 |
| 6.1 Absolute Maximum Ratings..... | 4 | 11 Layout | 16 |
| 6.2 ESD Ratings..... | 4 | 11.1 Layout Guidelines..... | 16 |
| 6.3 Recommended Operating Conditions..... | 4 | 11.2 Layout Example..... | 16 |
| 6.4 Thermal Information..... | 4 | 12 Device and Documentation Support | 17 |
| 6.5 Electrical Characteristics..... | 5 | 12.1 Receiving Notification of Documentation Updates.. | 17 |
| 6.6 Switching Characteristics..... | 6 | 12.2 サポート・リソース..... | 17 |
| 6.7 Typical Characteristics..... | 7 | 12.3 Trademarks..... | 17 |
| 7 Parameter Measurement Information | 9 | 12.4 Electrostatic Discharge Caution..... | 17 |
| 8 Detailed Description | 10 | 12.5 Glossary..... | 17 |
| 8.1 Overview..... | 10 | 13 Mechanical, Packaging, and Orderable Information | 17 |
| 8.2 Functional Block Diagram..... | 10 | | |

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

| Changes from Revision * (November 2021) to Revision A (March 2022) | Page |
|---|-------------|
| • データシートのステータスを「事前情報」から「量産データ」に変更..... | 1 |

5 Pin Configuration and Functions




图 5-1. DCK Package 6-Pin SC-70 Top View

表 5-1. Pin Functions

| PIN | | I/O | DESCRIPTION |
|-----|------------------------|-----|--|
| NO. | NAME | | |
| 1 | VIN | I | Device input |
| 2 | GND | — | Device ground |
| 3 | $\overline{\text{CE}}$ | I | Active-low chip enable. Can be connected to VOUT for reverse current protection. Do not leave floating. |
| 4 | N/C | — | Not internally connected, can be tied to GND or left floating. |
| 5 | ST | O | Active-low open-drain output, pulled low when the chip is disabled. Hi-Z when the chip is enabled. Connect to GND if not required. |
| 6 | VOUT | O | Device output |

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

| | | MIN | MAX | UNIT |
|----------------------|--|------|-----|------|
| V _{IN} | Maximum Input Voltage Range | –6 | 6 | V |
| V _{OUT} | Maximum Output Voltage Range | –0.3 | 6 | V |
| V _{CE} | Maximum CE Pin Voltage | –0.3 | 6 | V |
| V _{ST} | Maximum ST Pin Voltage | –0.3 | 6 | V |
| I _{SW, MAX} | Maximum Continuous Switch Current | | 1.5 | A |
| I _{SW, PLS} | Maximum Pulsed Switch Current (≤120 ms, 2% Duty Cycle) | | 2.5 | A |
| I _{D, PLS} | Maximum Pulsed Body Diode Current (≤0.1 ms, 0.2% Duty Cycle) | | 2.5 | A |
| I _{CE} | Maximum CE Pin Current | –1 | | mA |
| I _{ST} | Maximum ST Pin Current | –1 | | mA |
| T _J | Junction temperature | –40 | 150 | °C |
| T _{STG} | Storage temperature | –65 | 150 | °C |
| T _{LEAD} | Maximum Lead Temperature (10 s soldering time) | | 300 | °C |

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|---|-------|------|
| V _(ESD) | Electrostatic discharge | Human body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM ESD classification level 2 | ±2000 | V |
| | | Charged device model (CDM), per AEC Q100-011 CDM ESD classification level C4A | ±500 | |

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | TYP | MAX | UNIT |
|------------------|----------------------|-----|-----|-----|------|
| V _{IN} | Input Voltage Range | 1.5 | | 5.5 | V |
| V _{OUT} | Output Voltage Range | 1 | | 5.5 | V |
| V _{CE} | CE Pin Voltage Range | 0 | | 5.5 | V |
| V _{ST} | ST Pin Voltage Range | 0 | | 5.5 | V |

6.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | LM66100 | UNIT |
|-------------------------------|--|-------------|------|
| | | DCK (SC-70) | |
| | | 6 PINS | |
| R _{θJA} | Junction-to-ambient thermal resistance | 192 | °C/W |
| R _{θJC(top)} | Junction-to-case (top) thermal resistance | 124 | °C/W |
| R _{θJB} | Junction-to-board thermal resistance | 52 | °C/W |
| Ψ _{JT} | Junction-to-top characterization parameter | 34 | °C/W |

| THERMAL METRIC ⁽¹⁾ | | LM66100 | UNIT |
|-------------------------------|--|-------------|------|
| | | DCK (SC-70) | |
| | | 6 PINS | |
| Ψ_{JB} | Junction-to-board characterization parameter | 52 | °C/W |

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

Typical values are at 25°C with an input voltage of 3.6V. Maximum and minimum values are across the entire operating voltage range, from 1.5V to 5.5V. (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT | |
|--|---|--|----------------|----------------|------|-----|------|-----|
| Input Supply (VIN) | | | | | | | | |
| $I_{SD,VIN}$ | VIN Shutdown Current | VOUT = VIN VCE > VIN + 80 mV IOUT = 0 A (VOUT = open) | 25°C | 0.12 | 0.3 | | μA | |
| | | | –40°C to 125°C | | | 0.3 | μA | |
| $I_{Q,VIN}$ | VIN Quiescent Current | VOUT = VIN VCE < VIN – 250 mV IOUT = 0 A (VOUT = open) | 25°C | 0.15 | 0.3 | | μA | |
| | | | –40°C to 125°C | | | 0.3 | μA | |
| $I_{OUT,OFF}$ | OUT to IN Leakage Current (Current out of VIN) | VOUT – VIN ≤ 5.5 V VCE > VIN + 80 mV | 25°C | 0.2 | 0.5 | | μA | |
| | | | –40°C to 85°C | | | 2.7 | μA | |
| | | | –40°C to 125°C | | | 8 | μA | |
| | | | –40°C to 85°C | | | 1.7 | μA | |
| | | | –40°C to 125°C | | | 5.1 | μA | |
| | | | –40°C to 85°C | | | 0.7 | μA | |
| | | VOUT – VIN ≤ 1.0 V VCE > VIN + 80 mV | –40°C to 125°C | | | 2.1 | μA | |
| ON-Resistance (RON) | | | | | | | | |
| R_{ON} | ON-State Resistance | IOUT = –200 mA | VIN = 5 V | 25°C | 79 | 95 | mΩ | |
| | | | | –40°C to 85°C | | | | 110 |
| | | | | –40°C to 125°C | | | | 120 |
| R_{ON} | ON-State Resistance | IOUT = –200 mA | VIN = 3.6 V | 25°C | 91 | 110 | mΩ | |
| | | | | –40°C to 85°C | | | | 125 |
| | | | | –40°C to 125°C | | | | 140 |
| R_{ON} | ON-State Resistance | IOUT = –200 mA | VIN = 1.8 V | 25°C | 141 | 180 | mΩ | |
| | | | | –40°C to 85°C | | | | 210 |
| | | | | –40°C to 125°C | | | | 230 |
| Comparator Chip Enable (CE) | | | | | | | | |
| VON | Turn ON Threshold | VCE – VIN | –40°C to 125°C | –250 | –150 | –80 | mV | |
| VOFF | Turn OFF Threshold | VCE – VIN | –40°C to 125°C | 0 | 35 | 80 | mV | |
| I \overline{CE} | \overline{CE} Pin Leakage Current | VCE < VIN – 250 mV | –40°C to 125°C | 0 | 160 | 300 | nA | |
| I \overline{CE} | \overline{CE} Pin Leakage Current | VCE > VIN + 80 mV | –40°C to 125°C | 0 | 400 | 610 | nA | |
| Reverse Current Blocking (RCB) and Body Diode Characteristics | | | | | | | | |
| I \overline{RCB} | Reverse Activation Current | VCE = VOUT | –40°C to 125°C | 0.5 | 1 | | A | |
| V \overline{FWD} | Body Diode Forward Voltage | IOUT = 10 mA VCE > VIN + 80 mV | –40°C to 125°C | 0.1 | 0.5 | 1.1 | V | |
| Status Indication (ST) | | | | | | | | |
| V $\overline{OL,ST}$ | Output Low Voltage | IST = 1 mA | –40°C to 125°C | | 0.1 | | V | |
| t \overline{ST} | Status Delay Time | VCE transitions from low to high | –40°C to 125°C | | 1 | | μs | |

6.5 Electrical Characteristics (continued)

Typical values are at 25°C with an input voltage of 3.6V. Maximum and minimum values are across the entire operating voltage range, from 1.5V to 5.5V. (unless otherwise noted)


| PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|-----------|------------------------|------------------------------------|--|-----|-----|-----|------|
| I_{ST} | ST Pin Leakage Current | $V_{CE} < V_{IN} - 250 \text{ mV}$ | -40°C to 125°C | -20 | | 20 | nA |

6.6 Switching Characteristics

Unless otherwise noted, the typical characteristics in the following table applies over the entire recommended operating voltage at an ambient temperature of 25°C and a load of $C_L = 100 \text{ nF}$ and $R_L = 1 \text{ k}\Omega$


| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------|------------------|--------------------------|-----|-----|-----|---------------|
| t_{ON} | Turn ON Time | $V_{IN} = 1.8 \text{ V}$ | | 90 | | μs |
| | | $V_{IN} = 3.6 \text{ V}$ | | 40 | | μs |
| | | $V_{IN} = 5 \text{ V}$ | | 27 | | μs |
| t_{OFF} | Turn OFF Time | $V_{IN} = 1.8 \text{ V}$ | | 2 | | μs |
| | | $V_{IN} = 3.6 \text{ V}$ | | 2 | | μs |
| | | $V_{IN} = 5 \text{ V}$ | | 2 | | μs |
| t_{FALL} | Output Fall Time | $V_{IN} = 1.8 \text{ V}$ | | 20 | | μs |
| | | $V_{IN} = 3.6 \text{ V}$ | | 10 | | μs |
| | | $V_{IN} = 5 \text{ V}$ | | 7.5 | | μs |

6.7 Typical Characteristics




$$V_{CE} > V_{IN}$$

6-1. Shutdown Current vs Input Voltage




$$V_{CE} < V_{IN}$$

6-2. Quiescent Current vs Input Voltage




$$V_{CE} > V_{IN}$$

6-3. Reverse Leakage Current vs Junction Temperature




$$V_{CE} < V_{IN} \quad I_{OUT} = 200 \text{ mA}$$

6-4. On-Resistance vs Junction Temperature




6-5. Turn ON Threshold vs Input Voltage




6-6. Turn OFF Threshold vs Input Voltage

6.7 Typical Characteristics (continued)




$V_{CE} > V_{IN}$ $I_{OUT} = 10 \text{ mA}$

6-7. Body Diode Forward Voltage vs Input Voltage




$C_L = 100 \text{ nF}$ $R_L = 1 \text{ k}\Omega$

6-8. Turn ON Time vs Junction Temperature



$C_L = 100\text{nF}$ $R_L = 1 \text{ k}\Omega$ $V_{IN} = 1.8 \text{ V to } 5 \text{ V}$


6-9. Turn OFF Time vs Junction Temperature



$C_L = 100 \text{ nF}$ $R_L = 1 \text{ k}\Omega$

6-10. Fall Time vs Junction Temperature

7 Parameter Measurement Information



7-1. Timing Diagram


8 Detailed Description

8.1 Overview

The LM66100-Q1 is a Single-Input, Single-Output (SISO) integrated ideal diode that contains a P-channel MOSFET to minimize the voltage drop from input to output. The LM66100-Q1 can operate over an input voltage range of 1.5 V to 5.5 V and support a maximum continuous current of 1.5 A.

The chip enable works by comparing the \overline{CE} pin voltage to the input voltage. When the \overline{CE} pin voltage is higher than V_{IN} by 80 mV, the device is disabled and the MOSFET is off. When the \overline{CE} pin voltage is lower than V_{IN} by 250 mV, the MOSFET is on. The LM66100-Q1 also comes with reverse polarity protection (RPP) that protects against events where the V_{IN} and GND terminals are swapped.


8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Reverse Polarity Protection (RPP)


In the event a negative input voltage is applied, the ideal diode stays off and prevent current flow to protect the system load. For a stand-alone, always on application, \overline{CE} can be tied to GND so it does not go negative with respect to GND. See [8-1](#).




8-1. RPP Protection Circuit

8.3.2 Always-ON Reverse Current Blocking (RCB)

By connecting the \overline{CE} pin to VOUT, this allows the comparator to detect reverse current flow through the switch. If the output is forced above the selected input by V_{OFF} , the channel switches off to stop the reverse current I_{RCB} within t_{OFF} . Once the output falls below V_{IN} by V_{ON} , the device turns back on.



8-2. RCB Circuit



8-3. RCB Waveforms

8.4 Device Functional Modes

表 8-1 summarizes the Device Functional Modes:

表 8-1. Device Functional Modes

| State | IN-to-OUT | Power Dissipation | ST State |
|-------|-----------|---------------------------|----------|
| OFF | Diode | $I_{OUT} \times V_{FWD}$ | L |
| ON | Switch | $I_{OUT}^2 \times R_{ON}$ | H |

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The LM66100-Q1 Ideal Diode can be used in a variety of stand-alone and multi-channel applications.

9.2 Typical Applications

9.2.1 Dual Ideal Diode ORing

Two LM66100-Q1 Ideal Diodes can be used together for ORing between two power supplies.




图 9-1. Dual Ideal Diode ORing

9.2.1.1 Design Requirements

Design a circuit that allows the highest input voltage to power a downstream system while providing reverse current protection.

9.2.1.2 Detailed Design Procedure

This circuit ties the \overline{CE} of each device to the opposite power source. In this configuration, the highest supply is always selected using a make-before-break logic. This selection prevents any reverse current flow between the supplies and avoids the need of a dedicated reverse current blocking comparator. For ORing applications that need RPP, TI recommends to use a series resistor (R_{CE}) to limit the current into the \overline{CE} pin during a negative voltage event.

9.2.1.3 Application Curves

The below scope shot shows the output voltage (VOUT) being initially powered by VIN1. When VIN2 is applied, it powers VOUT because it is a higher voltage. When VIN2 is removed, VOUT is once again powered by VIN1.




Figure 9-2. Dual Ideal Diode ORing Behavior

9.2.2 Dual Ideal Diode ORing for Continuous Output Power




Figure 9-3. Dual Ideal Diode ORing for Continuous Output Power

9.2.2.1 Design Requirements

The shortcoming of the previous implementation happens when both input voltages are the same for a long period of time. Then, both devices completely turn off, powering down the output load. To avoid this case, use the status output from the priority supply and a pullup resistor, causing both devices to switchover at the same time. For ORing applications that need RPP, TI recommends to use a series resistor (R_{CE}) to limit the current into the \overline{CE} pin during a negative voltage event.

9.2.2.2 Application Curves

The figures below show the switchover performance between VIN1 and VIN2.




Figure 9-4. Switchover From VIN1 (5 V) to VIN2 (3.3 V)




Figure 9-5. Switchover From VIN2 (3.3 V) to VIN1 (5 V)

9.2.3 ORing with Discrete MOSFET




Figure 9-6. ORing with a Discrete MOSFET



9.2.3.1 Design Requirements

Similar to the Dual Ideal Diode circuit, the Status Output can also be used to control a discrete P-Channel MOSFET. This action can be useful in applications that want to minimize the leakage current on the secondary supply, such as battery backup systems. This configuration can also be used on systems that require a lower RON on the secondary rail, useful for higher current applications.

When the Ideal Diode path is enabled, the status is Hi-Z and pulls up the gate of the external PFET to keep it off. When the main supply (VIN1) drops such that backup supply (VIN2) is higher than VIN1, the ideal diode is disabled and pulls the ST pin and the PFET gate low to turn on the discrete MOSFET path.

9.2.3.2 Application Curves

The figures below show the switchover performance between VIN1 and VIN2.



10 Power Supply Recommendations


The device is designed to operate with a VIN range of 1.5 V to 5.5 V. The VIN power supply must be well regulated and placed as close to the device terminal as possible. The power supply must be able to withstand all transient load current steps. In most situations, using an input capacitance (CIN) of 1 µF is sufficient to prevent the supply voltage from dipping when the switch is turned on. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance can be required on the input.

11 Layout

11.1 Layout Guidelines

For best performance, all traces must be as short as possible. To be most effective, place the input and output capacitors close to the device to minimize the effects that parasitic trace inductances can have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects.

11.2 Layout Example



11-1. LM66100-Q1 Layout Example

12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の [使用条件](#) を参照してください。

12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| LM66100QDCKRQ1 | ACTIVE | SC70 | DCK | 6 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 1IW | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM66100-Q1 :

- Catalog : [LM66100](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product


DCK0006A



PACKAGE OUTLINE

SOT - 1.1 max height


SMALL OUTLINE TRANSISTOR




4214835/D 11/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
4. Falls within JEDEC MO-203 variation AB.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:18X




SOLDER MASK DETAILS

4214835/D 11/2024

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:18X

4214835/D 11/2024

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、ます。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated