LM5163-Q1 100V 入力、0.5A、超低 I_Q の同期整流降圧 DC/DC コンバータ

1 特長

- 車載アプリケーション向けに AEC-Q100 認定済み
  - デバイス温度グレード 1：周囲温度範囲：-40℃～+125℃
- 信頼性が高く堅牢なアプリケーション向けに設計
  - 広い入力電圧範囲：6V～100V
  - 接合部温度範囲：-40℃～+150℃
  - 固定 3ms の内部ソフトスタート タイマ
  - ピークおよびバレー電流制限保護
  - 入力 UVLO およびサーマル シャットダウン保護機能
- 超低 EMI 要件に合わせて最適化
- スケーラブルな車載用電源に好適
  - 最小オンおよびオフ時間がわずか 50ns
  - 最大 1MHz まで可変のスイッチング周波数
  - ダイオード エミュレーションにより軽負荷時の効率を向上
  - 無負荷時の入力静止電流：10.5μA
  - シャットダウン時静止電流：3μA
- 統合により設計のサイズとコストを低減
  - COT モード制御アーキテクチャ
  - 0.725Ω の NFET 降圧スイッチを内蔵
  - 0.34Ω NFET 同期整流器を内蔵し、外付けのショットキー ダイオードが不要
  - 1.2V の内部基準電圧
  - ループ補償部品が不要
  - VCC バイアス レギュレータとブート ダイオードを内蔵
- WEBENCH® Power Designer を使用してカスタム レギュレータ設計を作成

2 アプリケーション

- 車載用 48V マイルド ハイブリッド ECU バイアス電源
- 車載用 DC/DC コンバータ
- 車載用 HVAC コンプレッサおよび PTC ヒーター

3 概要

LM5163-Q1 同期整流式降圧コンバータは、広い入力電圧範囲でレギュレーションを行えるよう設計されており、必要な外付けサージ抑制部品は最小限です。制御可能な最短のオン時間は 50ns で、大きな降圧率を使用できるため、48V 公称入力から低電圧レールへの直接降圧変換が可能になり、システムの複雑性とソリューションのコストを下げることができます。LM5163-Q1 は、最低 6V の入力電圧ディップ時にも動作し、必要な場合は 100% に近いデューティ サイクルを実現できるため、高性能 48V バッテリ車載用アプリケーションや MHEV/EV システムに最適な選択肢です。

ハイサイドおよびローサイド パワー MOSFET を内蔵した LM5163-Q1 は、最大 0.5A の出力電流を供給できます。コンスタント オン時間 (COT) 制御アーキテクチャにより、スイッチング周波数はほぼ一定で、負荷およびライン過渡応答が非常に優れています。LM5163-Q1 の追加機能には、軽負荷時の効率を上げるための超低 I_Q とダイオード エミュレーション モード動作、革新的なピークおよびバレー過電流保護、内蔵 VCC バイアス電源およびブートストラップ ダイオード、高精度のイネーブルおよび入力 UVLO、自動回復機能付きのサーマル シャットダウン保護が含まれます。オープン ドレインの PGOOD インジケータにより、シーケンシング、フォルト報告、出力電圧監視を行えます。

LM5163-Q1 は車載用 AEC-Q100 グレード 1 認定を取得済みであり、8 ピンの SO PowerPAD™ パッケージで供給されます。このデバイスのピン ピッチは 1.27mm であり、高電圧アプリケーションに適した間隔を確保できます。

パッケージ情報

部品番号	パッケージ [1]	パッケージ サイズ [2]
LM5163-Q1	DDA (SO PowerPAD、8)	4.9mm × 6mm

(1) 詳細については、セクション 10 を参照してください。
(2) パッケージ サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。

代表的なアプリケーション

代表的なアプリケーションの効率、V_{OUT} = 12V

English Data Sheet: SNVSBC2

Table of Contents

English Data Sheet: *SNVSBC2*

4 Pin Configuration and Functions

図 4-1. DDA Package 8-Pin SO PowerPAD™ Top View

表 4-1. Pin Functions

PIN		TYPE[1]	DESCRIPTION
NO.	NAME		
1	GND	G	Ground connection for internal circuits
2	VIN	P/I	Regulator supply input pin to high-side power MOSFET and internal bias regulator. Connect directly to the input supply of the buck converter with short, low impedance paths.
3	EN/UVLO	I	Precision enable and undervoltage lockout (UVLO) programming pin. If the EN/UVLO voltage is below 1.1 V, the converter is in shutdown mode with all functions disabled. If the UVLO voltage is greater than 1.1 V and below 1.5 V, the converter is in standby mode with the internal VCC regulator operational and no switching. If the EN/UVLO voltage is above 1.5 V, the start-up sequence begins.
4	RON	I	On-time programming pin. A resistor between this pin and GND sets the buck switch on-time.
5	FB	I	Feedback input of voltage regulation comparator
6	PGOOD	O	Power good indicator. This pin is an open-drain output pin. Connect to a source voltage through an external pullup resistor between 10 kΩ to 100 kΩ.
7	BST	P/I	Bootstrap gate-drive supply. Required to connect a high-quality 2.2-nF 50-V X7R ceramic capacitor between BST and SW to bias the internal high-side gate driver.
8	SW	P	Switching node that is internally connected to the source of the high-side NMOS buck switch and the drain of the low-side NMOS synchronous rectifier. Connect to the switching node of the power inductor.
—	EP	—	Exposed pad of the package. No internal electrical connection. Solder the EP to the GND pin and connect to a large copper plane to reduce thermal resistance.

(1)   G = Ground, I = Input, O = Output, P = Power

Product Folder Links: *LM5163-Q1*

5 Specifications

5.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range of –40°C to +150°C (unless otherwise noted)[1]

		MIN	MAX	UNIT
Input voltage	VIN to GND	–0.3	100	V
	EN to GND	–0.3	100	
	FB to GND	–0.3	5.5	
	RON to GND	–0.3	5.5	
Bootstrap capacitor	External BST to SW capacitance	1.5	2.5	nF
Output voltage	BST to GND	–0.3	105.5	V
	BST to SW	–0.3	5.5	
	SW to GND	–1.5	100	
	SW to GND (20-ns transient)	–3		
	PGOOD to GND	–0.3	14	
Operating junction temperature, T_J		–40	150	°C
Storage temperature, T_{stg}		–65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per AEC-Q100-002 HBM ESD Classification Level 2, all pins[1]	±2000	V
		Charged device model (CDM), per AEC-Q100-011 CDM ESD Classification level C4B. All pins except 1, 4, 5, and 8	±500	
		Charged device model (CDM), per AEC-Q100-011 CDM ESD Classification level C4B. Pins 1, 4, 5, and 8	±750	V

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of –40°C to +150°C (unless otherwise noted)[1]

		MIN	NOM	MAX	UNIT
V_{IN}	Input voltage	6		100	V
V_{SW}	Switch node voltage			100	V
$V_{EN/UVLO}$	Enable voltage			100	V
I_{LOAD}	Load current		0.5	0.6	A
F_{SW}	Switching frequency			1000	kHz
C_{BST}	External BST to SW capacitance		2.2		nF
t_{ON}	Programmable on-time	50		10000	ns

English Data Sheet: *SNVSBC2*

5.4 Thermal Information

THERMAL METRIC[1]		LM5163-Q1 DDA (SOIC) 8 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	43.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	59.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	16.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	4.0	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	16.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	3.9	°C/W

(1)   For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application note.

5.5 Electrical Characteristics

Typical values correspond to T_J = 25°C. Minimum and maximum limits apply over the full –40°C to 150°C junction temperature range unless otherwise indicated. V_{IN} = 24 V and $V_{EN/UVLO}$ = 2 V unless otherwise stated.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT						
$I_{Q-SHUTDOWN}$	VIN shutdown current	V_{EN} = 0 V		3	15	µA
$I_{Q-SLEEP1}$	VIN sleep current	V_{EN} = 2.5 V, V_{FB} = 1.5 V		10.5	25	µA
$I_{Q-ACTIVE}$	VIN active current	V_{EN} = 2.5 V		600	880	µA
EN/UVLO						
$V_{SD-RISING}$	Shutdown threshold	$V_{EN/UVLO}$ rising			1.1	V
$V_{SD-FALLING}$	Shutdown threshold	$V_{EN/UVLO}$ falling	0.45			V
$V_{EN-RISING}$	Enable threshold	$V_{EN/UVLO}$ rising	1.45	1.5	1.55	V
$V_{EN-FALLING}$	Enable threshold	$V_{EN/UVLO}$ falling	1.35	1.4	1.44	V
FEEDBACK						
V_{REF}	FB regulation voltage	V_{FB} falling	1.181	1.2	1.218	V
TIMING						
t_{ON1}	On-time1	V_{VIN} = 6 V, R_{RON} = 75 kΩ		5000		ns
t_{ON2}	On-time2	V_{VIN} = 6 V, R_{RON} = 25 kΩ		1650		ns
t_{ON3}	On-time3	V_{VIN} = 12 V, R_{RON} = 75 kΩ		2550		ns
t_{ON4}	On-time4	V_{VIN} = 12 V, R_{RON} = 25 kΩ		830		ns
PGOOD						
V_{PG-UTH}	FB upper threshold for PGOOD high to low	V_{FB} rising	1.105	1.14	1.175	V
V_{PG-LTH}	FB lower threshold for PGOOD high to low	V_{FB} falling	1.055	1.08	1.1	V
V_{PG-HYS}	PGOOD upper and lower threshold hysteresis	V_{FB} falling		60		mV
R_{PG}	PGOOD pulldown resistance	V_{FB} = 1 V		30		Ω
BOOTSTRAP						
V_{BST-UV}	Gate drive UVLO	V_{BST} rising		2.7	3.4	V
POWER SWITCHES						
$R_{DSON-HS}$	High-side MOSFET R_{DSON}	I_{SW} = –100 mA		0.725		Ω
$R_{DSON-LS}$	Low-side MOSFET R_{DSON}	I_{SW} = 100 mA		0.33		Ω

5.5 Electrical Characteristics (続き)

Typical values correspond to T_J = 25°C. Minimum and maximum limits apply over the full –40°C to 150°C junction temperature range unless otherwise indicated. V_{IN} = 24 V and $V_{EN/UVLO}$ = 2 V unless otherwise stated.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SOFT START						
t_{SS}	Internal soft-start time		1.75	3	4.75	ms
CURRENT LIMIT						
I_{PEAK1}	Peak current limit threshold (HS)		0.63	0.75	0.87	A
I_{PEAK2}	Peak current limit threshold (LS)		0.63	0.75	0.87	A
$I_{DELTA-ILIM}$	Min of (I_{PEAK1} or I_{PEAK2}) minus I_{VALLEY}			100		mA
I_{VALLEY}	Valley current limit threshold		0.5	0.6	0.72	A
THERMAL SHUTDOWN						
T_{SD}	Thermal shutdown threshold	T_J rising		175		°C
T_{SD-HYS}	Thermal shutdown hysteresis			10		°C

Product Folder Links: *LM5163-Q1*

English Data Sheet: *SNVSBC2*

5.6 Typical Characteristics

At T_A = 25°C, V_{OUT} = 12 V, L_O = 120 µH, R_{RON} = 105 kΩ, unless otherwise specified. At T_A = 25°C, V_{OUT} = 12 V, L_O = 68 µH, R_{RON} = 105 kΩ, unless otherwise specified.


図 5-1. Conversion Efficiency (Log Scale)


図 5-2. Conversion Efficiency (Linear Scale)

図 5-3. V_{IN} Shutdown and Sleep Supply Current versus Temperature

図 5-4. V_{IN} Shutdown and Sleep Supply Current versus Input Voltage


図 5-5. V_{IN} Active Current versus Temperature

図 5-6. V_{IN} Active Current versus Input Voltage

5.6 Typical Characteristics (continued)

At T_A = 25°C, V_{OUT} = 12 V, L_O = 120 µH, R_{RON} = 105 kΩ, unless otherwise specified. At T_A = 25°C, V_{OUT} = 12 V, L_O = 68 µH, R_{RON} = 105 kΩ, unless otherwise specified.

図 5-7. **Feedback Comparator Threshold versus Temperature**

図 5-8. **MOSFETs On-State Resistance versus Temperature**

図 5-9. **Peak and Valley Current Limit versus Temperature**

図 5-10. **COT On-Time versus V_{IN}**

6 Detailed Description

6.1 Overview

The LM5163-Q1 is an easy-to-use, ultra-low I_Q constant on-time (COT) synchronous step-down buck regulator. With integrated high-side and low-side power MOSFETs, the LM5163-Q1 is a low-cost, highly efficient buck converter that operates from a wide input voltage of 6 V to 100 V, delivering up to 0.5-A DC load current. The LM5163-Q1 is available in an 8-pin SO PowerPAD package with 1.27-mm pin pitch for adequate spacing in high-voltage applications. This constant on-time (COT) converter is ideal for low-noise, high-current, and fast load transient requirements, operating with a predictive on-time switching pulse. Over the input voltage range, input voltage feedforward is employed to achieve a quasi-fixed switching frequency. A controllable on-time as low as 50 ns permits high step-down ratios and a minimum forced off-time of 50 ns provides extremely high duty cycles, allowing V_{IN} to drop close to V_{OUT} before frequency foldback occurs. At light loads, the device transitions into an ultra-low I_Q mode to maintain high efficiency and prevent draining battery cells connected to the input when the system is in standby. The LM5163-Q1 implements a smart peak and valley current limit detection circuit to ensure robust protection during output short circuit conditions. Control loop compensation is not required for this regulator, reducing design time and external component count.

The LM5163-Q1 incorporates additional features for comprehensive system requirements, including an open-drain power good circuit for the following:

- Power-rail sequencing and fault reporting
- Internally-fixed soft start
- Monotonic start-up into prebiased loads
- Precision enable for programmable line undervoltage lockout (UVLO)
- Smart cycle-by-cycle current limit for optimal inductor sizing
- Thermal shutdown with automatic recovery

These features enable a flexible and easy-to-use platform for a wide range of applications. The LM5163-Q1 supports a wide range of end-equipment systems requiring a regulated output from a high input supply where the transient voltage deviates from the DC level. The following are examples of such end equipment systems:

- 48-V automotive systems
- High cell-count battery-pack systems
- 24-V industrial systems
- 48-V telecom and PoE voltage ranges

The pin arrangement is designed for a simple layout requiring only a few external components.

6.2 Functional Block Diagram

6.3 Feature Description

6.3.1 Control Architecture

The LM5163-Q1 step-down switching converter employs a constant on-time (COT) control scheme. The COT control scheme sets a fixed on-time t_{ON} of the high-side FET using a timing resistor (R_{ON}). The t_{ON} is adjusted as Vin changes and is inversely proportional to the input voltage to maintain a fixed frequency when in continuous conduction mode (CCM). After expiration of t_{ON}, the high-side FET remains off until the feedback pin is equal or below the reference voltage of 1.2 V. To maintain stability, the feedback comparator requires a minimal ripple voltage that is in phase with the inductor current during the off-time. Furthermore, this change in feedback voltage during the off-time must be large enough to dominate any noise present at the feedback node. The minimum recommended ripple voltage is 20 mV. See 表 6-1 for different types of ripple injection schemes that ensure stability over the full input voltage range.

During a rapid start-up or a positive load step, the regulator operates with minimum off-times until regulation is achieved. This feature enables extremely fast load transient response with minimum output voltage undershoot. When regulating the output in steady-state operation, the off-time automatically adjusts itself to produce the SW-pin duty cycle required for output voltage regulation to maintain a fixed switching frequency. In CCM, the switching frequency F_{SW} is programmed by the R_{RON} resistor. Use 式 1 to calculate the switching frequency.

$$F_{SW}(kHz) = \frac{V_{OUT}(V) \cdot 2500}{R_{RON}(k\Omega)}$$

(1)

表 6-1. Ripple Generation Methods

TYPE 1	TYPE 2	TYPE 3
Lowest Cost	Reduced Ripple	Minimum Ripple

$$R_{ESR} \geq \frac{20mV \cdot V_{OUT}}{V_{FB1} \cdot \Delta I_{L(nom)}}$$

$$R_{ESR} \geq \frac{V_{OUT}}{2 \cdot V_{IN} \cdot F_{SW} \cdot C_{OUT}} \quad (3)$$

$$R_{ESR} \geq \frac{20mV}{\Delta I_{L(nom)}} \quad (4)$$

$$R_{ESR} \geq \frac{V_{OUT}}{2 \cdot V_{IN} \cdot F_{SW} \cdot C_{OUT}} \quad (5)$$

$$C_{FF} \geq \frac{1}{2\pi \cdot F_{SW} \cdot (R_{FB1} \parallel R_{FB2})} \quad (6)$$

$$C_A \geq \frac{10}{F_{SW} \cdot (R_{FB1} \parallel R_{FB2})} \quad (7)$$

$$R_A C_A \leq \frac{(V_{IN\text{-}nom} - V_{OUT}) \cdot t_{ON\,(@V_{IN\text{-}nom})}}{20mV} \quad (8)$$

$$C_B \geq \frac{t_{TR\text{-}settling}}{3 \cdot R_{FB1}} \quad (9)$$

(2) for Type 1 region

表 6-1 presents three different methods for generating appropriate voltage ripple at the feedback node. Type-1 ripple generation method uses a single resistor, R_{ESR}, in series with the output capacitor. The generated voltage ripple has two components: capacitive ripple caused by the inductor ripple current charging and discharging the output capacitor and resistive ripple caused by the inductor ripple current flowing into the output capacitor and through series resistance R_{ESR}. The capacitive ripple component is out of phase with the inductor current and does not decrease monotonically during the off-time. The resistive ripple component is in phase with the inductor current and decreases monotonically during the off-time. The resistive ripple must exceed the capacitive ripple at V_{OUT} for stable operation. If this condition is not satisfied, unstable switching behavior is observed in COT converters, with multiple on-time bursts in close succession followed by a long off-time. 式 2 and 式 3 define the value of the series resistance R_{ESR} to ensure sufficient in-phase ripple at the feedback node.

Type-2 ripple generation uses a C_{FF} capacitor in addition to the series resistor. As the output voltage ripple is directly AC-coupled by C_{FF} to the feedback node, the R_{ESR} and ultimately the output voltage ripple are reduced by a factor of V_{OUT} / V_{FB1}.

Type-3 ripple generation uses an RC network consisting of R_A and C_A, and the switch node voltage to generate a triangular ramp that is in-phase with the inductor current. This triangular wave is the AC-coupled into the feedback node with capacitor C_B. Because this circuit does not use output voltage ripple, it is suited for applications where low output voltage ripple is critical. The *AN-1481 Controlling Output Ripple and Achieving ESR Independence in Constant On-time (COT) Regulator Designs Application Note* provides additional details on this topic.

Diode emulation mode (DEM) prevents negative inductor current, and pulse skipping maintains the highest efficiency at light load currents by decreasing the effective switching frequency. DEM operation occurs when the synchronous power MOSFET switches off as inductor valley current reaches zero. Here, the load current is less than half of the peak-to-peak inductor current ripple in CCM. Turning off the low-side MOSFET at zero current reduces switching loss, and preventing negative current conduction reduces conduction loss. Power conversion efficiency is higher in a DEM converter than an equivalent forced-PWM CCM converter. With DEM operation, the duration that both power MOSFETs remain off progressively increases as load current decreases. When this idle duration exceeds 15 µs, the converter transitions into an ultra-low I_Q mode, consuming only 10-µA quiescent current from the input.

6.3.2 Internal VCC Regulator and Bootstrap Capacitor

The LM5163-Q1 contains an internal linear regulator that is powered from VIN with a nominal output of 5 V, eliminating the need for an external capacitor to stabilize the linear regulator. The internal VCC regulator supplies current to internal circuit blocks including the synchronous FET driver and logic circuits. The input pin (VIN) can be connected directly to line voltages up to 100 V. As the power MOSFET has a low total gate charge, use a low bootstrap capacitor value to reduce the stress on the internal regulator. It is required to select a high-quality 2.2-nF 50-V X7R ceramic bootstrap capacitor as specified in the *Absolute Maximum Ratings* section. Selecting a higher value capacitance stresses the internal VCC regulator and damages the device. A lower capacitance than required is not sufficient to drive the internal gate of the power MOSFET. An internal diode connects from the VCC regulator to the BST pin to replenish the charge in the high-side gate drive bootstrap capacitor when the SW voltage is low.

6.3.3 Regulation Comparator

The feedback voltage at FB is compared to an internal 1.2-V reference. The LM5163-Q1 voltage regulation loop regulates the output voltage by maintaining the FB voltage equal to the internal reference voltage, V_{REF}. A resistor divider programs the ratio from output voltage V_{OUT} to FB.

For a target V_{OUT} setpoint, use 式 10 to calculate R_{FB2} based on the selected R_{FB1}.

$$R_{FB2} = \frac{1.2\,V}{V_{OUT} - 1.2\,V} \cdot R_{FB1}$$

(10)

TI recommends selecting R_{FB1} in the range of 100 kΩ to 1 MΩ for most applications. A larger R_{FB1} consumes less DC current, which is mandatory if light-load efficiency is critical. R_{FB1} larger than 1 MΩ is not recommended as the feedback path becomes more susceptible to noise. It is important to route the feedback trace away from the noisy area of the PCB and keep the feedback resistors close to the FB pin.

6.3.4 Internal Soft Start

The LM5163-Q1 employs an internal soft-start control ramp that allows the output voltage to gradually reach a steady-state operating point, thereby reducing start-up stresses and current surges. The soft-start feature produces a controlled, monotonic output voltage start-up. The soft-start time is internally set to 3 ms.

6.3.5 On-Time Generator

The on-time of the LM5163-Q1 high-side FET is determined by the R_{RON} resistor and is inversely proportional to the input voltage, V_{IN}. The inverse relationship with V_{IN} results in a nearly constant frequency as V_{IN} is varied. Use 式 11 to calculate the on-time.

$$t_{ON}(\mu s) = \frac{R_{RON}(k\Omega)}{V_{IN}(V) \cdot 2.5}$$

(11)

Use 式 12 to determine the R_{RON} resistor to set a specific switching frequency in CCM.

$$R_{RON}(k\Omega) = \frac{V_{OUT}(V) \cdot 2500}{F_{SW}(kHz)}$$

(12)

Select R_{RON} for a minimum on-time (at maximum V_{IN}) greater than 50 ns for proper operation. In addition to this minimum on-time, the maximum frequency for this device is limited to 1 MHz.

Product Folder Links: *LM5163-Q1*

English Data Sheet: SNVSBC2

6.3.6 Current Limit

The LM5163-Q1 manages overcurrent conditions with cycle-by-cycle current limiting of the peak inductor current. The current sensed in the high-side MOSFET is compared every switching cycle to the current limit threshold (0.75 A). To protect the converter from potential current runaway conditions, the LM5163-Q1 includes a foldback valley current limit feature, set at 0.6 A, that is enabled if a peak current limit is detected. As shown in 図 6-1, if the peak current in the high-side MOSFET exceeds 0.75 A (typical), the present cycle is immediately terminated regardless of the programmed on-time (t_{ON}), the high-side MOSFET is turned off and the foldback valley current limit is activated. The low-side MOSFET remains on until the inductor current drops below this foldback valley current limit, after which the next on-pulse is initiated. This method folds back the switching frequency to prevent overheating and limits the average output current to less than 0.75 A to ensure proper short-circuit and heavy-load protection of the LM5163-Q1.


図 6-1. Current Limit Timing Diagram

Current is sensed after a leading-edge blanking time following the high-side MOSFET turnon transition. The propagation delay of the current limit comparator is 100 ns. During high step-down conditions when the on-time is less than 100 ns, a back-up peak current limit comparator in the low-side FET also set at 0.75 A enables the foldback valley current limit set at 0.6 A. This innovative current limit scheme enables ultra-low duty-cycle operation, permitting large step-down voltage conversions while ensuring robust protection of the converter.

6.3.7 N-Channel Buck Switch and Driver

The LM5163-Q1 integrates an N-channel buck switch and associated floating high-side gate driver. The gate-driver circuit works in conjunction with an external bootstrap capacitor and an internal high-voltage bootstrap diode. A high-quality 2.2-nF, 50-V X7R ceramic capacitor connected between the BST and SW pins provides the voltage to the high-side driver during the buck switch on-time. See the *セクション 6.3.2* section for limitations. During the off-time, the SW pin is pulled down to approximately 0 V, and the bootstrap capacitor charges from the internal VCC through the internal bootstrap diode. The minimum off-timer, set to 50 ns (typical), ensures a minimum time each cycle to recharge the bootstrap capacitor. When the on-time is less than 300 ns, the minimum off-timer is forced to 250 ns to ensure that the BST capacitor is charged in a single cycle. This is vital during wake up from sleep mode when the BST capacitor is most likely discharged.

6.3.8 Synchronous Rectifier

The LM5163-Q1 provides an internal low-side synchronous rectifier N-channel MOSFET. This MOSFET provides a low-resistance path for the inductor current to flow when the high-side MOSFET is turned off.

The synchronous rectifier operates in a diode emulation mode. Diode emulation enables the regulator to operate in a pulse-skipping mode during light load conditions. This mode leads to a reduction in the average switching frequency at light loads. Switching losses and FET gate driver losses, both of which are proportional to switching

frequency, are significantly reduced at very light loads and efficiency is improved. This pulse-skipping mode also reduces the circulating inductor current and losses associated with conventional CCM at light loads.

6.3.9 Enable/Undervoltage Lockout (EN/UVLO)

The LM5163-Q1 contains a dual-level EN/UVLO circuit. When the EN/UVLO voltage is below 1.1 V (typical), the converter is in a low-current shutdown mode and the input quiescent current (I_Q) is dropped down to 3 µA. When the voltage is greater than 1.1 V but less than 1.5 V (typical), the converter is in standby mode. In standby mode, the internal bias regulator is active while the control circuit is disabled. When the voltage exceeds the rising threshold of 1.5 V (typical), normal operation begins. Install a resistor divider from VIN to GND to set the minimum operating voltage of the regulator. Use 式 13 and 式 14 to calculate the input UVLO turnon and turnoff voltages, respectively.

$$V_{IN(on)} = 1.5\,V \cdot \left(1 + \frac{R_{UV1}}{R_{UV2}}\right)$$

(13)

$$V_{IN(off)} = 1.4\,V \cdot \left(1 + \frac{R_{UV1}}{R_{UV2}}\right)$$

(14)

TI recommends selecting R_{UV1} in the range of 1 MΩ for most applications. A larger R_{UV1} consumes less DC current, which is mandatory if light-load efficiency is critical. If input UVLO is not required, the power-supply designer can either drive EN/UVLO as an enable input driven by a logic signal or connect it directly to VIN. If EN/UVLO is directly connected to VIN, the regulator begins switching as soon as the internal bias rails are active.

6.3.10 Power Good (PGOOD)

The LM5163-Q1 provides a PGOOD flag pin to indicate when the output voltage is within the regulation level. Use the PGOOD signal for start-up sequencing of downstream converters or for fault protection and output monitoring. PGOOD is an open-drain output that requires a pullup resistor to a DC supply not greater than 14 V. The typical range of pullup resistance is 10 kΩ to 100 kΩ. If necessary, use a resistor divider to decrease the voltage from a higher voltage pullup rail. When the FB voltage exceeds 95% of the internal reference V_{REF}, the internal PGOOD switch turns off and PGOOD can be pulled high by the external pullup. If the FB voltage falls below 90% of V_{REF}, an internal 25-Ω PGOOD switch turns on and PGOOD is pulled low to indicate that the output voltage is out of regulation. The rising edge of PGOOD has a built-in deglitch delay of 5 µs.

6.3.11 Thermal Protection

The LM5163-Q1 includes an internal junction temperature monitor to protect the device in the event of a higher than normal junction temperature. If the junction temperature exceeds 175°C (typical), thermal shutdown occurs to prevent further power dissipation and temperature rise. The LM5163-Q1 initiates a restart sequence when the junction temperature falls to 165°C, based on a typical thermal shutdown hysteresis of 10°C. This is a non-latching protection, so the device cycles into and out of thermal shutdown if the fault persists.

Product Folder Links: *LM5163-Q1*

English Data Sheet: SNVSBC2

6.4 Device Functional Modes

6.4.1 Shutdown Mode

EN/UVLO provides ON and OFF control for the LM5163-Q1. When $V_{EN/UVLO}$ is below approximately 1.1 V, the device is in shutdown mode. Both the internal linear regulator and the switching regulator are off. The quiescent current in shutdown mode drops to 3 μA at V_{IN} = 24 V. The LM5163-Q1 also employs internal bias rail undervoltage protection. If the internal bias supply voltage is below the UV threshold, the regulator remains off.

6.4.2 Active Mode

The LM5163-Q1 is in active mode when $V_{EN/UVLO}$ is above the precision enable threshold and the internal bias rail is above its UV threshold. In COT active mode, the LM5163-Q1 is in one of three modes depending on the load current:

1. CCM with fixed switching frequency when load current is above half of the peak-to-peak inductor current ripple
2. Pulse skipping and diode emulation mode (DEM) when the load current is less than half of the peak-to-peak inductor current ripple in CCM operation
3. Current limit CCM with peak and valley current limit protection when an overcurrent condition is applied at the output

6.4.3 Sleep Mode

The セクション 6.3.1 section gives a brief introduction to the LM5163-Q1 diode emulation (DEM) feature. The converter enters DEM during light-load conditions when the inductor current decays to zero and the synchronous MOSFET is turned off to prevent negative current in the system. In the DEM state, the load current is lower than half of the peak-to-peak inductor current ripple and the switching frequency decreases when the load is further decreased as the device operates in a pulse skipping mode. A switching pulse is set when V_{FB} drops below 1.2 V.

As the frequency of operation decreases and V_{FB} remains above 1.2 V (V_{REF}) with the output capacitor sourcing the load current for greater than 15 μs, the converter enters an ultra-low I_Q sleep mode to prevent draining the input power supply. The input quiescent current (I_Q) required by the LM5163-Q1 decreases to 10 μA in sleep mode, improving the light-load efficiency of the regulator. In this mode, all internal controller circuits are turned off to ensure very low current consumption by the device. Such low I_Q renders the LM5163-Q1 as the best option to extend operating lifetime for off-battery applications. The FB comparator and internal bias rail are active to detect when the FB voltage drops below the internal reference V_{REF} and the converter transitions out of sleep mode into active mode. There is a 9-μs wake-up delay from sleep to active states.

7 Application and Implementation

> **注**
>
> 以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

7.1 Application Information

The LM5163-Q1 requires only a few external components to step down from a wide range of supply voltages to a fixed output voltage. Several features are integrated to meet system design requirements, including the following:

- Precision enable
- Input voltage UVLO
- Internal soft start
- Programmable switching frequency
- A PGOOD indicator

To expedite and streamline the process of designing of a LM5163-Q1-based converter, a comprehensive LM5163-Q1 quickstart calculator is available for download to assist the designer with component selection for a given application. This tool is complemented by the availability of an evaluation module (EVM), numerous PSPICE models, as well as TI's WEBENCH® Power Designer. In order to modify the LM5164-Q1EVM-041 for the LM5163-Q1, change the inductor L_O to 120 µH, the resistor R_A to 226 kΩ, and the capacitance C_{OUT} to 22 µF. See 図 7-1 for the LM5163-Q1 applications circuit.

7.2 Typical Application

図 7-1 shows the schematic for a 12-V, 0.5-A COT converter.

図 7-1. Typical Application $V_{IN(nom)}$ = 48 V, V_{OUT} = 12 V, $I_{OUT(max)}$ = 0.5 A, $F_{SW(nom)}$ = 300 kHz

> **注**
>
> This and subsequent design examples are provided herein to showcase the LM5163-Q1 converter in several different applications. Depending on the source impedance of the input supply bus, an electrolytic capacitor may be required at the input to ensure stability, particularly at low input voltage and high output current operating conditions. See the セクション 7.3 section for more details.

7.2.1 Design Requirements

The target full-load efficiency is 92% based on a nominal input voltage of 48 V and an output voltage of 12 V. The required input voltage range is 15 V to 100 V. The LM5163-Q1 delivers a fixed 12-V output voltage. The

Product Folder Links: *LM5163-Q1*
English Data Sheet: SNVSBC2

switching frequency is set by resistor R_{RON} at 300 kHz. The output voltage soft-start time is 3 ms. 表 7-1 lists the required components. Refer to the *LM5164-Q1EVM-041 User's Guide* for more detail.

表 7-1. List of Components

COUNT	REF DES	VALUE	DESCRIPTION	PART NUMBER	MANUFACTURER
2	C_{IN}	2.2 μF	Capacitor, Ceramic, 2.2 μF, 100 V, X7R, 10%	CGA6N3X7R2A225K230AB	TDK
1	C_{OUT}	22 μF	Capacitor, Ceramic, 22 μF, 25 V, X7R, 10%	TMK325B7226KMHT	Taiyo Yuden
1	C_A	3300 pF	Capacitor, Ceramic, 3300 pF, 16 V, X7R, 10%	CGA3E2X7R2A332K080AA	TDK
1	C_B	56 pF	Capacitor, Ceramic, 56 pF, 50 V, X7R, 10%	C0603C560J5GACTU	Kemet
1	C_{BST}	2.2 nF	Capacitor, Ceramic, 2200 pF, 50 V, X7R, 10%	GCM155R71H222KA37D	MuRata
1	L_O	120 μH	Inductor, 120 μH, 210 mΩ, 1.65 A	MSS1260-124KL	Coilcraft
1	R_{RON}	100 kΩ	Resistor, Chip, 100 k, 1%, 0.1 W, 0603	RG1608P-1053-B-T5	Susumu Co Ltd
1	R_{FB1}	453 kΩ	Resistor, Chip, 453 k, 1%, 0.1 W, 0603	RT0603BRD07448KL	Yageo
1	R_{FB2}	49.9 kΩ	Resistor, Chip, 49.9 k, 1%, 0.1 W, 0603	RG1608P-4992-B-T5	Susumu Co Ltd
1	R_A	226 kΩ	Resistor, Chip, 226 k, 1%, 0.1W, 0603	RT0603BRD07226KL	Yageo
1	U_1		Wide V_{IN} synchronous buck converter	LM5163QDDARQ1	TI

7.2.2 Detailed Design Procedure

7.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LM5163-Q1 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:
- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

7.2.2.2 Switching Frequency (R_{RON})

The switching frequency of the LM5163-Q1 is set by the on-time programming resistor placed at RON. As shown by 式 15, a standard 100-kΩ, 1% resistor sets the switching frequency at 300 kHz.

$$R_{RON}(k\Omega) = \frac{V_{OUT}(V) \cdot 2500}{F_{SW}(kHz)}$$

(15)

Note that at very low duty cycles, the 50 ns minimum controllable on-time of the high-side MOSFET, $t_{ON(min)}$, limits the maximum switching frequency. In CCM, $t_{ON(min)}$ limits the voltage conversion step-down ratio for a given switching frequency. Use 式 16 to calculate the minimum controllable duty cycle.

$$D_{MIN} = t_{ON(min)} \cdot F_{SW}$$

(16)

Ultimately, the choice of switching frequency for a given output voltage affects the available input voltage range, solution size, and efficiency. Use 式 17 to calculate the maximum supply voltage for a given $t_{ON(min)}$ before switching frequency reduction occurs.

$$V_{IN(max)} = \frac{V_{OUT}}{t_{ON(min)} \cdot F_{SW}}$$

(17)

7.2.2.3 Buck Inductor (L$_O$)

Use 式 18 and 式 19 to calculate the inductor ripple current (assuming CCM operation) and peak inductor current, respectively.

$$\Delta I_L = \frac{V_{OUT}}{F_{SW} \cdot L_O} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

(18)

$$I_{L(peak)} = I_{OUT(max)} + \frac{\Delta I_L}{2}$$

(19)

For most applications, choose an inductance such that the inductor ripple current, ΔI_L, is between 30% and 50% of the rated load current at nominal input voltage. Use 式 20 to calculate the inductance.

$$L_O = \frac{V_{OUT}}{F_{SW} \cdot \Delta I_L} \cdot \left(1 - \frac{V_{OUT}}{V_{IN(nom)}}\right)$$

(20)

Choosing a 120-µH inductor in this design results in 250-mA peak-to-peak ripple current at a nominal input voltage of 48 V, equivalent to 50% of the 500-mA rated load current.

Check the inductor data sheet to make sure the saturation current of the inductor is well above the current limit setting of the LM5163-Q1. Ferrite-core inductors have relatively lower core losses and are preferred at high switching frequencies, but exhibit a hard saturation characteristic – the inductance collapses abruptly when the saturation current is exceeded. This results in an abrupt increase in inductor ripple current, higher output voltage ripple, and reduced efficiency, in turn compromising reliability. Note that inductor saturation current levels generally decrease as the core temperature increases.

7.2.2.4 Output Capacitor (C$_{OUT}$)

Select a ceramic output capacitor to limit the capacitive voltage ripple at the converter output. This is the sinusoidal ripple voltage that is generated from the triangular inductor current ripple flowing into and out of the capacitor. Select an output capacitance using 式 21 to limit the voltage ripple component to 0.5% of the output voltage.

$$C_{OUT} \geq \frac{\Delta I_L}{8 \cdot F_{SW} \cdot V_{OUT(ripple)}}$$

(21)

Substituting $\Delta I_{L(nom)}$ of 250-mA gives C$_{OUT}$ greater than 3.1 µF. With voltage coefficients of ceramic capacitors taken in consideration, a 22-µF, 25-V rated capacitor with X7R dielectric is selected.

7.2.2.5 Input Capacitor (C$_{IN}$)

An input capacitor is necessary to limit the input ripple voltage while providing AC current to the buck power stage at every switching cycle. To minimize the parasitic inductance in the switching loop, position the input capacitors as close as possible to the VIN and GND pins of the LM5163-Q1. The input capacitors conduct a square-wave current of peak-to-peak amplitude equal to the output current. It follows that the resultant capacitive component of AC ripple voltage is a triangular waveform.

Along with the ESR-related ripple component, use 式 22 to calculate the peak-to-peak ripple voltage amplitude.

$$V_{IN(ripple)} = \frac{I_{OUT} \cdot D \cdot (1-D)}{F_{SW} \cdot C_{IN}} + I_{OUT} \cdot R_{ESR}$$

(22)

Use 式 23 to calculate the input capacitance required for a load current, based on an input voltage ripple specification (ΔVIN).

$$C_{IN} \geq \frac{I_{OUT} \cdot D \cdot (1-D)}{F_{SW} \cdot \left(V_{IN(ripple)} - I_{OUT} \cdot R_{ESR}\right)}$$

(23)

The recommended high-frequency input capacitance is 2.2 μF or higher. Ensure the input capacitor is a high-quality X7S or X7R ceramic capacitor with sufficient voltage rating for C_{IN}. Based on the voltage coefficient of ceramic capacitors, choose a voltage rating of twice the maximum input voltage. Additionally, some bulk capacitance is required if the LM5163-Q1 is not located within approximately 5 cm from the input voltage source. This capacitor provides parallel damping to the resonance associated with parasitic inductance of the supply lines and high-Q ceramics. See the *セクション 7.3* section for more detail.

7.2.2.6 Type-3 Ripple Network

A Type-3 ripple generation network uses an RC filter consisting of R_A and C_A across SW and V_{OUT} to generate a triangular ramp that is in phase with the inductor current. This triangular ramp is then AC-coupled into the feedback node using capacitor C_B as shown in 図 7-1. Type-3 ripple injection is suited for applications where low output voltage ripple is crucial.

Use 式 24 and 式 25 to calculate R_A and C_A to provide the required ripple amplitude at the FB pin.

$$C_A \geq \frac{10}{F_{SW} \cdot \left(R_{FB1} \| R_{FB2}\right)}$$

(24)

For the feedback resistor values given in 図 7-1, 式 24 dictates a minimum C_A of 742 pF. In this design, a 3300 pF capacitance is chosen. This is done to keep R_A within practical limits between 100 kΩ and 1 MΩ when using 式 25.

$$R_A C_A \geq \frac{\left(V_{IN(nom)} - V_{OUT}\right) \cdot t_{ON(nom)}}{20\,mV}$$

(25)

Based on C_A set at 3.3 nF, R_A is calculated to be 226 kΩ to provide a 20-mV ripple voltage at FB. The general recommendation for a Type-3 network is to calculate R_A and C_A to get 20 mV of ripple at typical operating conditions, while ensuring a 12-mV minimum ripple voltage on FB at minimum V_{IN}.

While the amplitude of the generated ripple does not affect the output voltage ripple, it impacts the output regulation as it reflects as a DC error of approximately half the amplitude of the generated ripple. For example, a converter circuit with Type-3 network that generates a 40-mV ripple voltage at the feedback node has approximately 10-mV worse load regulation scaled up through the FB divider to V_{OUT} than the same circuit that generates a 20-mV ripple at FB. Use 式 26 to calculate the coupling capacitance C_B.

$$C_B \geq \frac{t_{TR\text{-settling}}}{3 \cdot R_{FB1}}$$

(26)

where

- $t_{TR\text{-settling}}$ is the desired load transient response settling time

C_B calculates to 56 pF based on a 75-µs settling time. This value avoids excessive coupling capacitor discharge by the feedback resistors during sleep intervals when operating at light loads. To avoid capacitance fall-off with DC bias, use a C0G or NP0 dielectric capacitor for C_B.

### 7.2.3 Application Curves

図 7-2. Conversion Efficiency (Log Scale)

図 7-3. Conversion Efficiency (Linear Scale)

図 7-4. Load and Line Regulation Performance

V_{IN} = 24 V I_{OUT} = 0.125 A to 0.5 A at 0.1 A/µs

図 7-5. Load Step Response

V_{IN} = 24 V I_{OUT} = 0 A

図 7-6. No-Load Start-up with VIN

V_{IN} = 24 V I_{OUT} = 0.5 A (Resistive)

図 7-7. Full-Load Start-up with VIN

図 7-8. No-Load Start-up and Shutdown with EN/ UVLO

V_{IN} = 24 V I_{OUT} = 0 A


図 7-9. Full-Load Start-up and Shutdown with EN/ UVLO

V_{IN} = 24 V I_{OUT} = 0.5 A (Resistive)

図 7-10. Pre-bias Start-up with EN/UVLO

V_{IN} = 24 V I_{OUT} = 0 A

図 7-11. Short Circuit Applied

V_{IN} = 24 V   Load = 0 A to Short

図 7-12. Short Circuit Recovery

V_{IN} = 24 V   Load = Short to 0 A

図 7-13. No Load to Short Circuit/Short Circuit Recovery

V_{IN} = 24 V   Load = 0 A to Short to 0 A

Product Folder Links: *LM5163-Q1*

English Data Sheet: *SNVSBC2*

VSW 10V/DIV

VOUT 50mV/DIV

10 ms/DIV

V_{IN} = 24 V I_{OUT} = 0 A

図 7-14. No-Load Switching

VSW 10V/DIV

VOUT 20mV/DIV

5 µs/DIV

V_{IN} = 24 V I_{OUT} = 0.5 A

図 7-15. Full-Load Switching

7.3 Power Supply Recommendations

The LM5163-Q1 buck converter is designed to operate from a wide input voltage range between 6 V and 100 V. The characteristics of the input supply must be compatible with the *セクション 5.1* and *セクション 5.3* tables. In addition, the input supply must be capable of delivering the required input current to the fully-loaded regulator. Use *式 27* to estimate the average input current.

$$I_{IN} = \frac{V_{OUT} \cdot I_{OUT}}{V_{IN} \cdot \eta}$$

(27)

where

• η is the efficiency

If the converter is connected to an input supply through long wires or PCB traces with a large impedance, take special care to achieve stable performance. The parasitic inductance and resistance of the input cables can have an adverse affect on converter operation. The parasitic inductance in combination with the low-ESR ceramic input capacitors form an underdamped resonant circuit. This circuit can cause overvoltage transients at VIN each time the input supply is cycled ON and OFF. The parasitic resistance causes the input voltage to dip during a load transient. If the converter is operating close to the minimum input voltage, this dip can cause false UVLO fault triggering and a system reset. The best way to solve such issues is to reduce the distance from the input supply to the regulator and use an aluminum electrolytic input capacitor in parallel with the ceramics. The moderate ESR of the electrolytic capacitor helps to damp the input resonant circuit and reduce any voltage overshoots. A 10-µF electrolytic capacitor with a typical ESR of 0.5 Ω provides enough damping for most input circuit configurations.

An EMI input filter is often used in front of the regulator that, unless carefully designed, can lead to instability as well as some of the effects mentioned above. The *Simple Success with Conducted EMI for DC-DC Converters Application Report* provides helpful suggestions when designing an input filter for any switching regulator.

7.4 Layout

7.4.1 Layout Guidelines

PCB layout is a critical portion of good power supply design. There are several paths that conduct high slew-rate currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise and EMI or degrade the power supply performance.

1. To help eliminate these problems, bypass the VIN pin to GND with a low-ESR ceramic bypass capacitor with a high-quality dielectric. Place C_{IN} as close as possible to the LM5163-Q1 VIN and GND pins. Grounding for both the input and output capacitors must consist of localized top-side planes that connect to the GND pin and GND PAD.
2. Minimize the loop area formed by the input capacitor connections to the VIN and GND pins.
3. Locate the inductor close to the SW pin. Minimize the area of the SW trace or plane to prevent excessive capacitive coupling.
4. Tie the GND pin directly to the power pad under the device and to a heat-sinking PCB ground plane.
5. Use a ground plane in one of the middle layers as a noise shielding and heat dissipation path.
6. Have a single-point ground connection to the plane. Route the ground connections for the feedback, soft start, and enable components to the ground plane. This prevents any switched or load currents from flowing in analog ground traces. If not properly handled, poor grounding results in degraded load regulation or erratic output voltage ripple behavior.
7. Make V_{IN}, V_{OUT} and ground bus connections as wide as possible. This reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
8. Minimize trace length to the FB pin. Place both feedback resistors, R_{FB1} and R_{FB2}, close to the FB pin. Place C_{FF} (if needed) directly in parallel with R_{FB1}. If output setpoint accuracy at the load is important, connect the V_{OUT} sense at the load. Route the V_{OUT} sense path away from noisy nodes and preferably through a layer on the other side of a grounded shielding layer.

Product Folder Links: *LM5163-Q1*

English Data Sheet: SNVSBC2

9. The RON pin is sensitive to noise. Thus, locate the R_{RON} resistor as close as possible to the device and route with minimal lengths of trace. The parasitic capacitance from RON to GND must not exceed 20 pF.

10. Provide adequate heat sinking for the LM5163-Q1 to keep the junction temperature below 150°C. For operation at full rated load, the top-side ground plane is an important heat-dissipating area. Use an array of heat-sinking vias to connect the exposed pad to the PCB ground plane. If the PCB has multiple copper layers, these thermal vias must also be connected to inner layer heat-spreading ground planes.

7.4.1.1 Compact PCB Layout for EMI Reduction

Radiated EMI generated by high di/dt components relates to pulsing currents in switching converters. The larger the area covered by the path of a pulsing current, the more electromagnetic emission is generated. The key to minimizing radiated EMI is to identify the pulsing current path and minimize the area of that path.

図 7-16 denotes the critical switching loop of the buck converter power stage in terms of EMI. The topological architecture of a buck converter means that a particularly high di/dt current path exists in the loop comprising the input capacitor and the integrated MOSFETs of the LM5163-Q1, and it becomes mandatory to reduce the parasitic inductance of this loop by minimizing the effective loop area.


図 7-16. DC/DC Buck Converter With Power Stage Circuit Switching Loop

The input capacitor provides the primary path for the high di/dt components of the current of the high-side MOSFET. Placing a ceramic capacitor as close as possible to the VIN and GND pins is the key to EMI reduction. Keep the trace connecting SW to the inductor as short as possible and just wide enough to carry the load current without excessive heating. Use short, thick traces or copper pours (shapes) for current conduction path to minimize parasitic resistance. Place the output capacitor close to the V_{OUT} side of the inductor, and connect the return terminal of the capacitor to the GND pin and exposed PAD of the LM5163-Q1.

7.4.1.2 Feedback Resistors

Reduce noise sensitivity of the output voltage feedback path by placing the resistor divider close to the FB pin, rather than close to the load. This reduces the trace length of FB signal and noise coupling. The FB pin is the input to the feedback comparator, and as such, is a high impedance node sensitive to noise. The output node is a low impedance node, so the trace from V_{OUT} to the resistor divider can be long if a short path is not available.

Route the voltage sense trace from the load to the feedback resistor divider, keeping away from the SW node, the inductor, and V_{IN} to avoid contaminating the feedback signal with switch noise, while also minimizing the trace length. This is most important when high feedback resistances greater than 100 kΩ are used to set the

output voltage. Also, route the voltage sense trace on a different layer from the inductor, SW node, and V_{IN} so there is a ground plane that separates the feedback trace from the inductor and SW node copper polygon. This provides further shielding for the voltage feedback path from switching noise sources.

7.4.2 Layout Example

図 7-17 shows an example layout for the PCB top layer of a 2-layer board with essential components placed on the top side.


図 7-17. LM5163-Q1 Single-Sided PCB Layout Example

Product Folder Links: *LM5163-Q1*

English Data Sheet: SNVSBC2

8 Device and Documentation Support

8.1 Device Support

8.1.1 *サード・パーティ製品に関する免責事項*

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

8.1.2 *Development Support*

- *LM5163-Q1 Quickstart Calculator*
- *LM5163 Simulation Models*
- *TI Reference Design Library*
- Technical Articles:
  - *Use a Low-quiescent-current Switcher for High-voltage Conversion*
  - *How a DC/DC Converter Package and Pinout Design Can Enhance Automotive EMI Performance*

8.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LM5163-Q1 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:
- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.2 Documentation Support

8.2.1 *Related Documentation*

For related documentation see the following:
- Texas Instruments, *LM5164-Q1EVM-041 EVM User's Guide*
- Texas Instruments, *Selecting an Ideal Ripple Generation Network for Your COT Buck Converter Application Report*
- Texas Instruments, *Valuing Wide V_{IN}, Low-EMI Synchronous Buck Circuits for Cost-Effective, Demanding Applications White Paper*
- Texas Instruments, *An Overview of Conducted EMI Specifications for Power Supplies White Paper*
- Texas Instruments, *An Overview of Radiated EMI Specifications for Power Supplies White Paper*
- Texas Instruments, *24-V AC Power Stage with Wide V_{IN} Converter and Battery Gauge for Smart Thermostat Design Guide*
- Texas Instruments, *Accurate Gauging and 50-µA Standby Current, 13S, 48-V Li-ion Battery Pack Reference Design Guide*

- Texas Instruments, *AN-2162: Simple Success with Conducted EMI from DC/DC Converters Application Report*
- Texas Instruments, *Automotive Cranking Simulator User's Guide*
- Texas Instruments, *Powering Drones with a Wide V_{IN} DC/DC Converter Application Report*
- Texas Instruments, *Using New Thermal Metrics Application Report*
- Texas Instruments, *Semiconductor and IC Package Thermal Metrics Application Report*

8.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

8.4 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

8.5 Trademarks

PowerPAD™ and テキサス・インスツルメンツ E2E™ are trademarks of Texas Instruments.
WEBENCH® is a registered trademark of Texas Instruments.
すべての商標は、それぞれの所有者に帰属します。

8.6 静電気放電に関する注意事項

この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.7 用語集

テキサス・インスツルメンツ用語集　　この用語集には、用語や略語の一覧および定義が記載されています。

9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision * (June 2019) to Revision A (April 2024)   **Page**

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: *LM5163-Q1*

English Data Sheet: SNVSBC2

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM5163QDDARQ1	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	L5163Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM5163-Q1 :

● Catalog : LM5163

NOTE: Qualified Version Definitions:

    ● Catalog - TI's standard catalog product

DDA (R−PDSO−G8)   PowerPAD ™ PLASTIC SMALL−OUTLINE

1,27

8   5

0,51
0,31   ⊕ 0,25Ⓜ

THERMAL PAD
SIZE AND SHAPE SHOWN
ON SEPARATE SHEET

4,00   6,20
3,80   5,80

1   4

5,00
4,80

0,20 NOM

Gage Plane

0°−8°

0,25

1,27
0,40

1,70 MAX

0,15
0,00

Seating Plane

⌓ 0,10

4202561/F 12/11

NOTES: A.   All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5−1994.
         B.   This drawing is subject to change without notice.
         C.   Body dimensions do not include mold flash or protrusion not to exceed 0,15.
         D.   This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad
              Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding
              recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
         E.   See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
         F.   This package complies to JEDEC MS−012 variation BA

PowerPAD is a trademark of Texas Instruments.

DDA (R−PDSO−G8)   PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

Top View

Exposed Thermal Pad Dimensions

4206322−6/L 05/12

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments

Texas
Instruments

www.ti.com

DDA (R−PDSO−G8)   PowerPAD™ PLASTIC SMALL OUTLINE

Example Board Layout
Via pattern and copper pad size
may vary depending on layout constraints

0,127mm Thick Stencil Design Example
Reference table below for other
solder stencil thicknesses
(Note E)

solder mask
over copper

4x1,30   1,27

6x⌀0,33

3x1,30

2,40 2,95   5,75

3,10

4,90

Example Solder Mask
Defined Pad
(See Note C, D)

Non Solder Mask Defined Pad

Example Solder Mask Opening
(Note F)

0,5

2,2

0,07
All Around

Pad Geometry
(Note C)

0,45   1,27

2,15

3,10

Y   2,40

X

5,75

Center Power Pad Solder Stencil Opening		
Stencil Thickness	X	Y
0.1mm	3.3	2.6
0.127mm	3.1	2.4
0.152mm	2.9	2.2
0.178mm	2.8	2.1

4208951−6/D 04/12

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC−7351 is recommended for alternate designs.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad
Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets
for specific thermal information, via requirements, and recommended board layout. These documents are available at
www.ti.com <http://www.ti.com>. Publication IPC−7351 is recommended for alternate designs.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric
metal load solder paste. Refer to IPC−7525 for other stencil recommendations.
F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.