

## ISO723xx 高速、トリプルチャネル デジタルアイソレータ

### 1 特長

- 25Mbps と 150Mbps の信号速度オプション
  - 低いチャネル間の出力スキュー: 最大値 1ns
  - 低いパルス幅歪み (PWD): 最大値 2ns
  - 低ジッタ成分: 150Mbps で標準値 1ns
- 定格動作電圧で標準寿命 25 年  
(「絶縁寿命予測」を参照)
- ESD 保護: 4kV
- 3.3V または 5V の電源で動作
- 3.3V から 5V への電圧レベル変換
- 高い電磁界耐性  
(アプリケーションノート『ISO72x デジタルアイソレータの磁界耐性』を参照)
- 40°C ~ 125°C の動作範囲
- 安全関連の認証
  - DIN EN IEC 60747-17 (VDE 0884-17)
  - UL 1577 部品認定プログラム
  - IEC 61010-1 認定、IEC 62368-1 認定

### 2 アプリケーション

- ファクトリ オートメーション
  - Modbus
  - Profibus™
  - DeviceNet™ データバス
- コンピュータ ペリフェラル インターフェイス
- サーボ制御インターフェイス
- データ アクイジション


### 3 概要

ISO7230 および ISO7231 は、それぞれ複数のチャネル構成と出力イネーブル機能を備えたトリプルチャネルのデジタルアイソレータです。これらのデバイスは、テキサスインスツルメンツ独自の二酸化ケイ素 (SiO<sub>2</sub>) 絶縁バリアで分離されたロジック入出力バッファを備えています。これらのデバイスを絶縁型電源と組み合わせて使用すると、高電圧がブロックされ、グラウンドが絶縁されます。また、データバスや他の回路で発生したノイズ電流がローカルグラウンドに入り込み、ノイズに敏感な回路に干渉または損傷を与えることを防止します。

#### パッケージ情報

| 部品番号                             | パッケージ (1)    | 本体サイズ (公称)       | パッケージサイズ (2)      |
|----------------------------------|--------------|------------------|-------------------|
| ISO7230C<br>ISO7231C<br>ISO7231M | DW (SOIC、16) | 10.30mm × 7.50mm | 10.30mm × 10.30mm |

- 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。
- パッケージサイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。



- VCCI および GNDI は、それぞれ入力チャネルの電源およびグラウンド接続です。
- VCCO および GNDO は、それぞれ出力チャネルの電源およびグラウンド接続です。

#### 概略回路図



## Table of Contents

|  |   |   |    |
|--|---|---|----|
| <b>1 特長</b> .....  | 1 | 6.16 Switching Characteristics: $V_{CC1}$ at 5-V, $V_{CC2}$ at 3.3-V..... | 10 |
| <b>2 アプリケーション</b> .....  | 1 | 6.17 Typical Characteristics.....   | 11 |
| <b>3 概要</b> .....  | 1 | <b>7 Parameter Measurement Information</b> .....                          | 13 |
| <b>4 Device Comparison Table</b> .....                                       | 3 | <b>8 Detailed Description</b> .....                                       | 15 |
| <b>5 Pin Configuration and Functions</b> .....                               | 3 | 8.1 Overview.....   | 15 |
| <b>6 Specifications</b> .....  | 4 | 8.2 Functional Block Diagram.....   | 15 |
| 6.1 Absolute Maximum Ratings.....  | 4 | 8.3 Feature Description.....  | 16 |
| 6.2 ESD Ratings.....   | 4 | 8.4 Device Functional Modes.....  | 16 |
| 6.3 Thermal Information.....   | 4 | <b>9 Application and Implementation</b> .....                             | 17 |
| 6.4 Recommended Operating Conditions.....                                    | 4 | 9.1 Application Information.....  | 17 |
| 6.5 Power Ratings.....   | 5 | 9.2 Typical Application.....  | 17 |
| 6.6 Insulation Specifications.....   | 5 | 9.3 Power Supply Recommendations.....                                     | 19 |
| 6.7 Safety-Related Certifications.....                                       | 6 | 9.4 Layout.....   | 20 |
| 6.8 Safety Limiting Values.....  | 6 | <b>10 Device and Documentation Support</b> .....                          | 21 |
| 6.9 Electrical Characteristics: $V_{CC1}$ and $V_{CC2}$ at 3.3 V.....        | 6 | 10.1 Documentation Support.....   | 21 |
| 6.10 Electrical Characteristics: $V_{CC1}$ and $V_{CC2}$ at 5-V.....         | 7 | 10.2 ドキュメントの更新通知を受け取る方法.....  | 21 |
| 6.11 Electrical Characteristics: $V_{CC1}$ at 3.3-V, $V_{CC2}$ at 5-V.....   | 7 | 10.3 サポート・リソース.....   | 21 |
| 6.12 Electrical Characteristics: $V_{CC1}$ at 5-V, $V_{CC2}$ at 3.3-V.....   | 8 | 10.4 Trademarks.....  | 21 |
| 6.13 Switching Characteristics: $V_{CC1}$ and $V_{CC2}$ at 3.3-V.....        | 8 | 10.5 静電気放電に関する注意事項.....   | 21 |
| 6.14 Switching Characteristics: $V_{CC1}$ and $V_{CC2}$ at 5-V.....          | 9 | 10.6 用語集.....   | 21 |
| 6.15 Switching Characteristics: $V_{CC1}$ at 3.3-V and $V_{CC2}$ at 5-V..... | 9 | <b>11 Revision History</b> .....  | 21 |
|  |   | <b>12 Mechanical, Packaging, and Orderable Information</b> .....          | 22 |

## 4 Device Comparison Table

| PRODUCT  | SIGNALING RATE | INPUT THRESHOLD                            | CHANNEL CONFIGURATION | ISOLATION RATING                                |
|----------|----------------|--|-----------------------|---|
| ISO7230C | 25 Mbps        | $\approx 1.5$ V (TTL)<br>(CMOS compatible) | 3/0                   | 4000 V <sub>PK</sub> ,<br>2500 V <sub>RMS</sub> |
| ISO7231C | 25 Mbps        | $\approx 1.5$ V (TTL)<br>(CMOS compatible) | 2/1                   |   |
| ISO7231M | 150 Mbps       | V <sub>CC</sub> /2 (CMOS)                  |                       |   |

## 5 Pin Configuration and Functions




図 5-1. DW Package 16-Pin SOIC Top View

表 5-1. Pin Functions

| NAME             | PIN      |         | TYPE <sup>(1)</sup> | DESCRIPTION                            |
|------------------|----------|---------|---------------------|--|
|                  | ISO7230  | ISO7231 |                     |  |
| EN               | 10       | —       | I                   | Enable, channel A, B, and C            |
| EN1              | —        | 7       | I                   | Enable, channel C                      |
| EN2              | —        | 10      | I                   | Enable, channel A and B                |
| GND1             | 2, 8     | 2, 8    | —                   | Ground connection for V <sub>CC1</sub> |
| GND2             | 9, 15    | 9, 15   | —                   | Ground connection for V <sub>CC2</sub> |
| INA              | 3        | 3       | I                   | Input, channel A                       |
| INB              | 4        | 4       | I                   | Input, channel B                       |
| INC              | 5        | 12      | I                   | Input, channel C                       |
| NC               | 6, 7, 11 | 6, 11   | —                   | Not connected                          |
| OUTA             | 14       | 14      | O                   | Output, channel A                      |
| OUTB             | 13       | 13      | O                   | Output, channel B                      |
| OUTC             | 12       | 5       | O                   | Output, channel C                      |
| V <sub>CC1</sub> | 1        | 1       | —                   | Power supply, V <sub>CC1</sub>         |
| V <sub>CC2</sub> | 16       | 16      | —                   | Power supply, V <sub>CC2</sub>         |

(1) I = Input; O = Output

## 6 Specifications

### 6.1 Absolute Maximum Ratings

See<sup>(1)</sup>

|                  |   | MIN  | MAX                                  | UNIT |
|------------------|---|------|--------------------------------------|------|
| V <sub>CC</sub>  | Supply voltage <sup>(2)</sup> , V <sub>CC1</sub> , V <sub>CC2</sub> | -0.5 | 6                                    | V    |
| V <sub>I</sub>   | Voltage at INx, OUTx, ENx   | -0.5 | V <sub>CC</sub> + 0.5 <sup>(3)</sup> | V    |
| I <sub>O</sub>   | Output current  | -15  | 15                                   | mA   |
| T <sub>J</sub>   | Maximum junction temperature  |      | 170                                  | °C   |
| T <sub>stg</sub> | Storage temperature   | -65  | 150                                  | °C   |

- Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- All voltage values are with respect to network ground terminal and are peak voltage values.
- Maximum voltage must not exceed 6 V.

### 6.2 ESD Ratings

|                    |                         | VALUE  | UNIT  |
|--------------------|-------------------------|--|-------|
| V <sub>(ESD)</sub> | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | ±4000 |
|                    |                         | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±1000 |

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |  | ISO7230C,<br>ISO7231C, ISO7231M | UNIT |
|-------------------------------|--|---------------------------------|------|
|                               |  | DW (SOIC)                       |      |
|                               |  | 16 PINS                         |      |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance       | 168                             | °C/W |
|                               |  | 68.6                            | °C/W |
| R <sub>θJC(top)</sub>         | Junction-to-case (top) thermal resistance    | 33.9                            | °C/W |
| R <sub>θJB</sub>              | Junction-to-board thermal resistance         | 33.5                            | °C/W |
| ψ <sub>JT</sub>               | Junction-to-top characterization parameter   | 14.8                            | °C/W |
| ψ <sub>JB</sub>               | Junction-to-board characterization parameter | 32.9                            | °C/W |
| R <sub>θJC(bot)</sub>         | Junction-to-case (bottom) thermal resistance | n/a                             | °C/W |

- For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

### 6.4 Recommended Operating Conditions

|                   |   | MIN                   | NOM | MAX                   | UNIT |
|-------------------|---|-----------------------|-----|-----------------------|------|
| V <sub>CC</sub>   | Supply voltage <sup>(2)</sup> , V <sub>CC1</sub> , V <sub>CC2</sub> | 3.15                  |     | 5.5                   | V    |
| I <sub>OH</sub>   | High-level output current   | -4                    |     |                       | mA   |
| I <sub>OL</sub>   | Low-level output current  |                       |     | 4                     | mA   |
| t <sub>ui</sub>   | Input pulse width <sup>(1)</sup>                                    | 40                    |     |                       | ns   |
| t <sub>ui</sub>   | Input pulse width <sup>(1)</sup>                                    | 6.67                  | 5   |                       | ns   |
| 1/t <sub>ui</sub> | Signaling rate <sup>(1)</sup>                                       | 0                     | 30  | 25                    | Mbps |
| 1/t <sub>ui</sub> | Signaling rate <sup>(1)</sup>                                       | 0                     | 200 | 150                   | Mbps |
| V <sub>IH</sub>   | High-level input voltage  | 0.7 × V <sub>CC</sub> |     | V <sub>CC</sub>       | V    |
| V <sub>IL</sub>   | Low-level input voltage   | 0                     |     | 0.3 × V <sub>CC</sub> | V    |
| V <sub>IH</sub>   | High-level input voltage  | 2                     |     | 5.5                   | V    |
| V <sub>IL</sub>   | Low-level input voltage   | 0                     |     | 0.8                   | V    |
| T <sub>A</sub>    | Ambient temperature   | -40                   | 25  | 125                   |      |

|                |   | MIN | NOM | MAX  | UNIT |
|----------------|---|-----|-----|------|------|
| T <sub>J</sub> | Junction temperature  |     |     | 150  | °C   |
| H              | External magnetic field-strength immunity per IEC 61000-4-8 and IEC 61000-4-9 certification |     |     | 1000 | A/m  |

- (1) Typical signaling rate and Input pulse width are measured at ideal conditions at 25°C.  
 (2) For the 5-V operation, V<sub>CC1</sub> or V<sub>CC2</sub> is specified from 4.5 V to 5.5 V.  
 For the 3.3-V operation, V<sub>CC1</sub> or V<sub>CC2</sub> is specified from 3 V to 3.6 V.  
 For the 2.8-V operation, V<sub>CC1</sub> or V<sub>CC2</sub> is specified at 2.8 V.

## 6.5 Power Ratings

over operating free-air temperature range (unless otherwise noted)

| PARAMETER      |  | ISO7230C, ISO7231C, ISO7231M |  | UNIT |
|----------------|--|------------------------------|--|------|
|                |  | DW (SOIC)                    |  |      |
|                |  | 16 PINS                      |  |      |
| P <sub>D</sub> | Device power dissipation, V <sub>CC1</sub> = V <sub>CC2</sub> = 5.5 V, T <sub>J</sub> = 150°C, C <sub>L</sub> = 15 pF, D Input a 50% duty cycle, 25-Mbps square wave | 220                          |  | mW   |

## 6.6 Insulation Specifications

| PARAMETER   | TEST CONDITIONS                                      | VALUE   | UNIT                  |
|---|--|---|-----------------------|
| <b>GENERAL</b>  |  |   |                       |
| CLR   | External clearance <sup>(1)</sup>                    | Shortest terminal-to-terminal distance through air  | 8 mm                  |
| CPG   | External creepage <sup>(1)</sup>                     | Shortest terminal-to-terminal distance across the package surface   | 8 mm                  |
| DTI   | Distance through the insulation                      | Minimum internal gap (internal clearance)   | 0.008 mm              |
| CTI   | Comparative tracking index                           | DIN EN 60112 (VDE 0303-11); IEC 60112   | 400 V                 |
|   | Material group                                       |   | II                    |
|   | Overvoltage category                                 | Rated mains voltage ≤150 V <sub>RMS</sub>   | I-IV                  |
|   |  | Rated mains voltage ≤300 V <sub>RMS</sub>   | I-III                 |
|   |  | Rated mains voltage ≤400 V <sub>RMS</sub>   | I-II                  |
| <b>DIN EN IEC 60747-17 (VDE 0884-17):<sup>(2)</sup></b> |  |   |                       |
| V <sub>IORM</sub>                                       | Maximum repetitive peak isolation voltage            | AC voltage (bipolar)  | 560 V <sub>PK</sub>   |
| V <sub>IOTM</sub>                                       | Maximum transient isolation voltage                  | V <sub>TEST</sub> = V <sub>IOTM</sub> , t = 60 s (qualification);<br>V <sub>TEST</sub> = 1.2 × V <sub>IOTM</sub> , t = 1 s (100% production)  | 4000 V <sub>PK</sub>  |
| q <sub>pd</sub>   | Apparent charge <sup>(3)</sup>                       | Method a: After I/O safety test subgroup 2/3, V <sub>ini</sub> = V <sub>IOTM</sub> ,<br>t <sub>ini</sub> = 60 s; V <sub>pd(m)</sub> = 1.2 × V <sub>IORM</sub> , t <sub>m</sub> = 10 s   | ≤5 pC                 |
|   |  | Method a: After environmental tests subgroup 1, V <sub>ini</sub> =<br>V <sub>IOTM</sub> , t <sub>ini</sub> = 60 s; V <sub>pd(m)</sub> = 1.3 × V <sub>IORM</sub> , t <sub>m</sub> = 10 s   | ≤5 pC                 |
|   |  | Method b: At routine test (100% production);<br>V <sub>ini</sub> = 1.2 × V <sub>IOTM</sub> , t <sub>ini</sub> = 1 s;<br>V <sub>pd(m)</sub> = 1.5 × V <sub>IORM</sub> , t <sub>m</sub> = 1 s (method b1) or<br>V <sub>pd(m)</sub> = V <sub>ini</sub> , t <sub>m</sub> = t <sub>ini</sub> (method b2) | ≤5 pC                 |
| C <sub>IO</sub>   | Barrier capacitance, input to output <sup>(4)</sup>  | V <sub>IO</sub> = 0.4 × sin(2πft), f = 1 MHz  | 1 pF                  |
| R <sub>IO</sub>   | Isolation resistance, input to output <sup>(4)</sup> | V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C  | >10 <sup>12</sup> Ω   |
|   |  | V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C   | >10 <sup>11</sup> Ω   |
|   |  | V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C   | >10 <sup>9</sup> Ω    |
|   | Pollution degree                                     |   | 2                     |
|   | Climatic category                                    |   | 40/125/21             |
| <b>UL 1577</b>  |  |   |                       |
| V <sub>ISO</sub>  | Withstand isolation voltage                          | V <sub>TEST</sub> = V <sub>ISO</sub> = 2500 V <sub>RMS</sub> , t = 60 s (qualification); V <sub>TEST</sub> =<br>1.2 × V <sub>ISO</sub> = 3000 V <sub>RMS</sub> , t = 1 s (100% production)  | 2500 V <sub>RMS</sub> |

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

- (2) This coupler is suitable for *basic electrical insulation* only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (4) All pins on each side of the barrier tied together creating a two-terminal device

## 6.7 Safety-Related Certifications

| VDE  | CSA                                      | UL   |
|--|--|--|
| Plan to certify according to DIN EN IEC 60747-17 (VDE 0884-17) | Plan to certify according to IEC 62368-1 | Plan to certify according to UL 1577 Component Recognition Program |
| Certificate planned  | Certificate planned                      | Certificate planned  |

## 6.8 Safety Limiting Values

Safety limiting<sup>(1)</sup> intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

| PARAMETER      |   | TEST CONDITIONS  | MIN | TYP | MAX | UNIT |
|----------------|---|--|-----|-----|-----|------|
| I <sub>S</sub> | Safety input, output, or supply current | R <sub>θJA</sub> = 212°C/W, V <sub>I</sub> = 5.5 V, T <sub>J</sub> = 170°C, T <sub>A</sub> = 25°C, see セクション 6.3 |     |     | 124 | mA   |
|                |   | R <sub>θJA</sub> = 212°C/W, V <sub>I</sub> = 3.6 V, T <sub>J</sub> = 170°C, T <sub>A</sub> = 25°C, see セクション 6.3 |     |     | 190 |      |
| T <sub>S</sub> | Safety temperature                      |  |     |     | 150 | °C   |

- (1) The safety-limiting constraint is the maximum junction temperature specified in the data sheet. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air [thermal resistance](#) in the table is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

## 6.9 Electrical Characteristics: V<sub>CC1</sub> and V<sub>CC2</sub> at 3.3 V

over recommended operating conditions (unless otherwise noted)<sup>(1)</sup>

| PARAMETER                         |                                | TEST CONDITIONS  | MIN   | TYP                    | MAX | UNIT  |
|-----------------------------------|--------------------------------|--|---|------------------------|-----|-------|
| <b>SUPPLY CURRENT</b>             |                                |  |   |                        |     |       |
| I <sub>CC1</sub>                  | ISO7230C/M                     | Quiescent  | V <sub>I</sub> = V <sub>CC1</sub> or 0 V, all channels, no load, EN at 3 V              | 0.5                    | 1.2 | mA    |
|                                   |                                | 25 Mbps  |   | 3                      | 5   |       |
|                                   | ISO7231C/M                     | Quiescent  | V <sub>I</sub> = V <sub>CC1</sub> or 0 V, all channels, no load, EN1 at 3 V, EN2 at 3 V | 4.5                    | 7   | mA    |
|                                   |                                | 25 Mbps  |   | 6.5                    | 11  |       |
| I <sub>CC2</sub>                  | ISO7230C/M                     | Quiescent  | V <sub>I</sub> = V <sub>CC1</sub> or 0 V, all channels, no load, EN at 3 V              | 9                      | 15  | mA    |
|                                   |                                | 25 Mbps  |   | 10                     | 17  |       |
|                                   | ISO7231C/M                     | Quiescent  | V <sub>I</sub> = V <sub>CC1</sub> or 0 V, all channels, no load, EN1 at 3 V, EN2 at 3 V | 8                      | 12  | mA    |
|                                   |                                | 25 Mbps  |   | 10.5                   | 16  |       |
| <b>ELECTRICAL CHARACTERISTICS</b> |                                |  |   |                        |     |       |
| I <sub>OFF</sub>                  | Sleep mode output current      | ENx at 0 V, single channel                                     |   | 0                      |     | μA    |
| V <sub>OH</sub>                   | High-level output voltage      | I <sub>OH</sub> = -4 mA, See 7-1                               |   | V <sub>CC0</sub> - 0.4 |     | V     |
|                                   |                                | I <sub>OH</sub> = -20 μA, See 7-1                              |   | V <sub>CC0</sub> - 0.1 |     |       |
| V <sub>OL</sub>                   | Low-level output voltage       | I <sub>OL</sub> = 4 mA, See 7-1                                |   |                        | 0.4 | V     |
|                                   |                                | I <sub>OL</sub> = 20 μA, See 7-1                               |   |                        | 0.1 |       |
| V <sub>I(HYS)</sub>               | Input voltage hysteresis       |  |   | 150                    |     | mV    |
| I <sub>IH</sub>                   | High-level input current       | INx at V <sub>CC1</sub>  |   |                        | 10  | μA    |
| I <sub>IL</sub>                   | Low-level input current        | INx at 0 V   |   | -10                    |     |       |
| C <sub>I</sub>                    | Input capacitance to ground    | IN at V <sub>CC</sub> , V <sub>I</sub> = 0.4 sin(2πft), f=2MHz |   | 2                      |     | pF    |
| CMTI                              | Common-mode transient immunity | V <sub>I</sub> = V <sub>CC1</sub> or 0 V, See 7-4              | 25  | 50                     |     | kV/μs |

- (1) For the 5-V operation, V<sub>CC1</sub> or V<sub>CC2</sub> is specified from 4.5 V to 5.5 V.  
For the 3.3-V operation, V<sub>CC1</sub> or V<sub>CC2</sub> is specified from 3.15 V to 3.6 V.

### 6.10 Electrical Characteristics: $V_{CC1}$ and $V_{CC2}$ at 5-V over recommended operating conditions (unless otherwise noted)<sup>(1)</sup>

| PARAMETER                         |                                | TEST CONDITIONS  |   | MIN             | TYP  | MAX | UNIT        |
|-----------------------------------|--------------------------------|--|---|-----------------|------|-----|-------------|
| <b>SUPPLY CURRENT</b>             |                                |  |   |                 |      |     |             |
| $I_{CC1}$                         | ISO7230C/M                     | Quiescent  | $V_I = V_{CC1}$ or 0 V, all channels, no load, EN at 3 V              |                 | 1    | 3   | mA          |
|                                   |                                | 25 Mbps  |   |                 | 7    | 9.5 |             |
|                                   | ISO7231C/M                     | Quiescent  | $V_I = V_{CC1}$ or 0 V, all channels, no load, EN1 at 3 V, EN2 at 3 V |                 | 6.5  | 11  | mA          |
|                                   |                                | 25 Mbps  |   |                 | 11   | 17  |             |
| $I_{CC2}$                         | ISO7230C/M                     | Quiescent  | $V_I = V_{CC1}$ or 0 V, all channels, no load, EN at 3 V              |                 | 15   | 22  | mA          |
|                                   |                                | 25 Mbps  |   |                 | 17   | 24  |             |
|                                   | ISO7231C/M                     | Quiescent  | $V_I = V_{CC1}$ or 0 V, all channels, no load, EN1 at 3 V, EN2 at 3 V |                 | 13   | 20  | mA          |
|                                   |                                | 25 Mbps  |   |                 | 17.5 | 27  |             |
| <b>ELECTRICAL CHARACTERISTICS</b> |                                |  |   |                 |      |     |             |
| $I_{OFF}$                         | Sleep mode output current      | ENx at 0 V, single channel                             |   |                 | 0    |     | $\mu$ A     |
| $V_{OH}$                          | High-level output voltage      | $I_{OH} = -4$ mA, See <a href="#">7-1</a>              |   | $V_{CC0} - 0.8$ |      |     | V           |
|                                   |                                | $I_{OH} = -20$ $\mu$ A, See <a href="#">7-1</a>        |   | $V_{CC0} - 0.1$ |      |     |             |
| $V_{OL}$                          | Low-level output voltage       | $I_{OL} = 4$ mA, See <a href="#">7-1</a>               |   |                 |      | 0.4 | V           |
|                                   |                                | $I_{OL} = 20$ $\mu$ A, See <a href="#">7-1</a>         |   |                 |      | 0.1 |             |
| $V_{I(HYS)}$                      | Input voltage hysteresis       |  |   |                 | 150  |     | mV          |
| $I_{IH}$                          | High-level input current       | INx at $V_{CC1}$                                       |   |                 |      | 10  | $\mu$ A     |
| $I_{IL}$                          | Low-level input current        | INx at 0 V   |   |                 | -10  |     |             |
| $C_I$                             | Input capacitance to ground    | IN at $V_{CC}$ , $V_I = 0.4 \sin(2\pi ft)$ , $f=2$ MHz |   |                 |      | 2   | pF          |
| CMTI                              | Common-mode transient immunity | $V_I = V_{CC1}$ or 0 V, See <a href="#">7-4</a>        |   |                 | 25   | 50  | kV/ $\mu$ s |

(1) For the 5-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 4.5 V to 5.5 V.  
For the 3.3-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 3.15 V to 3.6 V.

### 6.11 Electrical Characteristics: $V_{CC1}$ at 3.3-V, $V_{CC2}$ at 5-V over recommended operating conditions (unless otherwise noted)<sup>(1)</sup>

| PARAMETER                         |                             | TEST CONDITIONS  |   | MIN             | TYP  | MAX | UNIT    |
|-----------------------------------|-----------------------------|--|---|-----------------|------|-----|---------|
| <b>SUPPLY CURRENT</b>             |                             |  |   |                 |      |     |         |
| $I_{CC1}$                         | ISO7230C/M                  | Quiescent  | $V_I = V_{CC1}$ or 0 V, all channels, no load, EN at 3 V              |                 | 0.5  | 1.2 | mA      |
|                                   |                             | 25 Mbps  |   |                 | 3    | 5   |         |
|                                   | ISO7231C/M                  | Quiescent  | $V_I = V_{CC1}$ or 0 V, all channels, no load, EN1 at 3 V, EN2 at 3 V |                 | 4.5  | 7   | mA      |
|                                   |                             | 25 Mbps  |   |                 | 6.5  | 11  |         |
| $I_{CC2}$                         | ISO7230C/M                  | Quiescent  | $V_I = V_{CC1}$ or 0 V, all channels, no load, EN at 3 V              |                 | 15   | 22  | mA      |
|                                   |                             | 25 Mbps  |   |                 | 17   | 24  |         |
|                                   | ISO7231C/M                  | Quiescent  | $V_I = V_{CC1}$ or 0 V, all channels, no load, EN1 at 3 V, EN2 at 3 V |                 | 13   | 20  | mA      |
|                                   |                             | 25 Mbps  |   |                 | 17.5 | 27  |         |
| <b>ELECTRICAL CHARACTERISTICS</b> |                             |  |   |                 |      |     |         |
| $I_{OFF}$                         | Sleep mode output current   | ENx at 0 V, Single channel                             |   |                 | 0    |     | $\mu$ A |
| $V_{OH}$                          | High-level output voltage   | $I_{OH} = -4$ mA, See <a href="#">7-1</a>              | ISO7230   | $V_{CC0} - 0.4$ |      |     | V       |
|                                   |                             |  | ISO7231 (5-V side)  | $V_{CC0} - 0.8$ |      |     |         |
|                                   |                             | $I_{OH} = -20$ $\mu$ A, See <a href="#">7-1</a>        | $V_{CC0} - 0.1$   |                 |      |     |         |
| $V_{OL}$                          | Low-level output voltage    | $I_{OL} = 4$ mA, See <a href="#">7-1</a>               |   |                 |      | 0.4 | V       |
|                                   |                             | $I_{OL} = 20$ $\mu$ A, See <a href="#">7-1</a>         |   |                 |      | 0.1 |         |
| $V_{I(HYS)}$                      | Input voltage hysteresis    |  |   |                 | 150  |     | mV      |
| $I_{IH}$                          | High-level input current    | INx at $V_{CC1}$                                       |   |                 |      | 10  | $\mu$ A |
| $I_{IL}$                          | Low-level input current     | INx at 0 V   |   |                 | -10  |     |         |
| $C_I$                             | Input capacitance to ground | IN at $V_{CC}$ , $V_I = 0.4 \sin(2\pi ft)$ , $f=2$ MHz |   |                 |      | 2   | pF      |

over recommended operating conditions (unless otherwise noted)<sup>(1)</sup>

| PARAMETER |                                | TEST CONDITIONS                                 | MIN | TYP | MAX | UNIT  |
|-----------|--------------------------------|---|-----|-----|-----|-------|
| CMTI      | Common-mode transient immunity | $V_I = V_{CC1}$ or 0 V, See <a href="#">7-4</a> | 25  | 50  |     | kV/μs |

- (1) For the 5-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 4.5 V to 5.5 V.  
For the 3.3-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 3.15 V to 3.6 V.

## 6.12 Electrical Characteristics: $V_{CC1}$ at 5-V, $V_{CC2}$ at 3.3-V

 over recommended operating conditions (unless otherwise noted)<sup>(1)</sup>

| PARAMETER                         |                                | TEST CONDITIONS  | MIN  | TYP   | MAX  | UNIT  |    |
|-----------------------------------|--------------------------------|--|--|---|------|-------|----|
| <b>SUPPLY CURRENT</b>             |                                |  |  |   |      |       |    |
| $I_{CC1}$                         | ISO7230C/M                     | Quiescent  | $V_I = V_{CC1}$ or 0 V, all channels, no load, EN at 3 V | 1   | 3    | mA    |    |
|                                   |                                | 25 Mbps  |  | 7   | 9.5  |       |    |
|                                   | ISO7231C/M                     | Quiescent  |  | $V_I = V_{CC1}$ or 0 V, all channels, no load, EN1 at 3 V, EN2 at 3 V | 6.5  | 11    | mA |
|                                   |                                | 25 Mbps  |  |   | 11   | 17    |    |
| $I_{CC2}$                         | ISO7230C/M                     | Quiescent  | $V_I = V_{CC1}$ or 0 V, all channels, no load, EN at 3 V | 9   | 15   | mA    |    |
|                                   |                                | 25 Mbps  |  | 10  | 17   |       |    |
|                                   | ISO7231C/M                     | Quiescent  |  | $V_I = V_{CC1}$ or 0 V, all channels, no load, EN1 at 3 V, EN2 at 3 V | 8    | 12    | mA |
|                                   |                                | 25 Mbps  |  |   | 10.5 | 16    |    |
| <b>ELECTRICAL CHARACTERISTICS</b> |                                |  |  |   |      |       |    |
| $I_{OFF}$                         | Sleep mode output current      | ENx at 0 V, Single channel                             |  | 0   |      | μA    |    |
| $V_{OH}$                          | High-level output voltage      | $I_{OH} = -4$ mA, See <a href="#">7-1</a>              | ISO7230  | $V_{CC0} - 0.4$   |      | V     |    |
|                                   |                                |  | ISO7231 (5-V side)                                       | $V_{CC0} - 0.8$   |      |       |    |
|                                   |                                | $I_{OH} = -20$ μA, See <a href="#">7-1</a>             |  | $V_{CC0} - 0.1$   |      |       |    |
| $V_{OL}$                          | Low-level output voltage       | $I_{OL} = 4$ mA, See <a href="#">7-1</a>               |  |   | 0.4  | V     |    |
|                                   |                                | $I_{OL} = 20$ μA, See <a href="#">7-1</a>              |  |   | 0.1  |       |    |
| $V_{I(HYS)}$                      | Input voltage hysteresis       |  |  | 150   |      | mV    |    |
| $I_{IH}$                          | High-level input current       | INx at $V_{CC1}$                                       |  |   | 10   | μA    |    |
| $I_{IL}$                          | Low-level input current        | INx at 0 V   | -10  |   |      |       |    |
| $C_I$                             | Input capacitance to ground    | IN at $V_{CC}$ , $V_I = 0.4 \sin(2\pi ft)$ , $f=2$ MHz |  | 2   |      | pF    |    |
| CMTI                              | Common-mode transient immunity | $V_I = V_{CC1}$ or 0 V, See <a href="#">7-4</a>        | 25   | 50  |      | kV/μs |    |

- (1) For the 5-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 4.5 V to 5.5 V.  
For the 3.3-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 3.15 V to 3.6 V.

## 6.13 Switching Characteristics: $V_{CC1}$ and $V_{CC2}$ at 3.3-V

over recommended operating conditions (unless otherwise noted)

| PARAMETER             |   | TEST CONDITIONS         | MIN                     | TYP | MAX | UNIT |
|-----------------------|---|-------------------------|-------------------------|-----|-----|------|
| $t_{PLH}$ , $t_{PHL}$ | Propagation delay   | ISO723xC                | See <a href="#">7-1</a> | 25  | 56  | ns   |
| PWD                   | Pulse-width distortion <sup>(1)</sup> $ t_{PHL} - t_{PLH} $ |                         |                         | 4   |     |      |
| $t_{PLH}$ , $t_{PHL}$ | Propagation delay   | ISO723xM                | See <a href="#">7-1</a> | 8   | 34  | ns   |
| PWD                   | Pulse-width distortion <sup>(1)</sup> $ t_{PHL} - t_{PLH} $ |                         |                         | 1   | 2   |      |
| $t_{sk(pp)}$          | Part-to-part skew <sup>(2)</sup>                            | ISO723xC                | See <a href="#">7-1</a> |     | 10  | ns   |
|                       |   | ISO723xM                |                         | 0   | 5   |      |
| $t_{sk(o)}$           | Channel-to-channel output skew <sup>(3)</sup>               | ISO723xC                | See <a href="#">7-1</a> | 0   | 3   | ns   |
|                       |   | ISO723xM                |                         | 0   | 1   |      |
| $t_r$                 | Output signal rise time                                     | See <a href="#">7-1</a> | See <a href="#">7-1</a> | 2.4 |     | ns   |
| $t_f$                 | Output signal fall time                                     |                         |                         | 2.3 |     |      |
| $t_{PHZ}$             | Propagation delay, high-level-to-high-impedance output      | See <a href="#">7-2</a> | See <a href="#">7-2</a> | 15  | 25  | ns   |
| $t_{PZH}$             | Propagation delay, high-impedance-to-high-level output      |                         |                         | 15  | 25  |      |
| $t_{PLZ}$             | Propagation delay, low-level-to-high-impedance output       |                         |                         | 15  | 25  |      |
| $t_{PZL}$             | Propagation delay, high-impedance-to-low-level output       |                         |                         | 15  | 25  |      |
| $t_{fs}$              | Failsafe output delay time from input power loss            | See <a href="#">7-3</a> | See <a href="#">7-3</a> | 18  |     | μs   |



over recommended operating conditions (unless otherwise noted)

| PARAMETER     |                                 |          | TEST CONDITIONS  | MIN | TYP | MAX | UNIT |
|---------------|---------------------------------|----------|--|-----|-----|-----|------|
| $t_{jit(pp)}$ | Peak-to-peak eye-pattern jitter | ISO723xM | 150 Mbps PRBS NRZ data input, same polarity input on all channels, See <a href="#">7-5</a> |     | 1   |     | ns   |

- (1) Also referred to as pulse skew.
- (2)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
- (3)  $t_{sk(o)}$  is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

## 6.14 Switching Characteristics: $V_{CC1}$ and $V_{CC2}$ at 5-V

over recommended operating conditions (unless otherwise noted)

| PARAMETER             |   |          | TEST CONDITIONS  | MIN | TYP | MAX | UNIT    |
|-----------------------|---|----------|--|-----|-----|-----|---------|
| $t_{PLH}$ , $t_{PHL}$ | Propagation delay   | ISO723xC | See <a href="#">7-1</a>  | 18  |     | 42  | ns      |
| PWD                   | Pulse-width distortion <sup>(1)</sup> $ t_{PHL} - t_{PLH} $ |          |  |     |     | 2.5 |         |
| $t_{PLH}$ , $t_{PHL}$ | Propagation delay   | ISO723xM |  | 8   |     | 23  | ns      |
| PWD                   | Pulse-width distortion <sup>(1)</sup> $ t_{PHL} - t_{PLH} $ |          |  |     | 1   | 2   |         |
| $t_{sk(pp)}$          | Part-to-part skew <sup>(2)</sup>                            | ISO723xC |  |     |     | 8   | ns      |
|                       |   | ISO723xM |  |     | 0   | 3   |         |
| $t_{sk(o)}$           | Channel-to-channel output skew <sup>(3)</sup>               | ISO723xC |  |     | 0   | 2   | ns      |
|                       |   | ISO723xM |  |     | 0   | 1   |         |
| $t_r$                 | Output signal rise time                                     |          | See <a href="#">7-1</a>  |     | 2.4 |     | ns      |
| $t_f$                 | Output signal fall time                                     |          |  |     | 2.3 |     |         |
| $t_{PHZ}$             | Propagation delay, high-level-to-high-impedance output      |          | See <a href="#">7-2</a>  |     | 15  | 25  | ns      |
| $t_{PZH}$             | Propagation delay, high-impedance-to-high-level output      |          |  |     | 15  | 25  |         |
| $t_{PLZ}$             | Propagation delay, low-level-to-high-impedance output       |          |  |     | 15  | 25  |         |
| $t_{PZL}$             | Propagation delay, high-impedance-to-low-level output       |          |  |     | 15  | 25  |         |
| $t_{fs}$              | Failsafe output delay time from input power loss            |          | See <a href="#">7-3</a>  |     | 12  |     | $\mu$ s |
| $t_{jit(pp)}$         | Peak-to-peak eye-pattern jitter                             | ISO723xM | 150 Mbps PRBS NRZ data input, Same polarity input on all channels, See <a href="#">7-5</a> |     | 1   |     | ns      |

- (1) Also referred to as pulse skew.
- (2)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
- (3)  $t_{sk(o)}$  is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

## 6.15 Switching Characteristics: $V_{CC1}$ at 3.3-V and $V_{CC2}$ at 5-V

, over recommended operating conditions (unless otherwise noted)

| PARAMETER             |   |          | TEST CONDITIONS         | MIN | TYP | MAX | UNIT |
|-----------------------|---|----------|-------------------------|-----|-----|-----|------|
| $t_{PLH}$ , $t_{PHL}$ | Propagation delay   | ISO723xC | See <a href="#">7-1</a> | 22  |     | 51  | ns   |
| PWD                   | Pulse-width distortion <sup>(1)</sup> $ t_{PHL} - t_{PLH} $ |          |                         |     |     | 3   |      |
| $t_{PLH}$ , $t_{PHL}$ | Propagation delay   | ISO723xM |                         | 8   |     | 30  | ns   |
| PWD                   | Pulse-width distortion <sup>(1)</sup> $ t_{PHL} - t_{PLH} $ |          |                         |     | 1   | 2   |      |
| $t_{sk(pp)}$          | Part-to-part skew <sup>(2)</sup>                            | ISO723xC |                         |     |     | 10  | ns   |
|                       |   | ISO723xM |                         |     | 0   | 5   |      |
| $t_{sk(o)}$           | Channel-to-channel output skew <sup>(3)</sup>               | ISO723xC |                         |     | 0   | 2.5 | ns   |
|                       |   | ISO723xM |                         |     | 0   | 1   |      |
| $t_r$                 | Output signal rise time                                     |          | See <a href="#">7-1</a> |     | 2.4 |     | ns   |
| $t_f$                 | Output signal fall time                                     |          |                         |     | 2.3 |     |      |

, over recommended operating conditions (unless otherwise noted)

| PARAMETER     |  | TEST CONDITIONS         | MIN  | TYP | MAX | UNIT    |
|---------------|--|-------------------------|--|-----|-----|---------|
| $t_{PHZ}$     | Propagation delay, high-level-to-high-impedance output | See <a href="#">7-2</a> |  | 15  | 25  | ns      |
| $t_{PZH}$     | Propagation delay, high-impedance-to-high-level output |                         |  | 15  | 25  |         |
| $t_{PLZ}$     | Propagation delay, low-level-to-high-impedance output  |                         |  | 15  | 25  |         |
| $t_{PZL}$     | Propagation delay, high-impedance-to-low-level output  |                         |  | 15  | 25  |         |
| $t_{fs}$      | Failsafe output delay time from input power loss       | See <a href="#">7-3</a> |  | 12  |     | $\mu$ s |
| $t_{jit(pp)}$ | Peak-to-peak eye-pattern jitter                        | ISO723xM                | 150 Mbps PRBS NRZ data input, Same polarity input on all channels, See <a href="#">7-5</a> |     | 1   | ns      |

- (1) Also known as pulse skew
- (2)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
- (3)  $t_{sk(o)}$  is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

## 6.16 Switching Characteristics: $V_{CC1}$ at 5-V, $V_{CC2}$ at 3.3-V

over recommended operating conditions (unless otherwise noted)

| PARAMETER             |   | TEST CONDITIONS         | MIN  | TYP | MAX | UNIT    |
|-----------------------|---|-------------------------|--|-----|-----|---------|
| $t_{PLH}$ , $t_{PHL}$ | Propagation delay, low-to-high-level output                 | See <a href="#">7-1</a> | 20   |     | 50  | ns      |
| PWD                   | Pulse-width distortion <sup>(1)</sup> $ t_{PHL} - t_{PLH} $ |                         |  |     | 3   |         |
| $t_{PLH}$ , $t_{PHL}$ | Propagation delay, low-to-high-level output                 | See <a href="#">7-1</a> | 8  |     | 29  | ns      |
| PWD                   | Pulse-width distortion <sup>(1)</sup> $ t_{PHL} - t_{PLH} $ |                         |  | 1   | 2   |         |
| $t_{sk(pp)}$          | Part-to-part skew <sup>(2)</sup>                            | ISO723xC                |  |     | 10  | ns      |
|                       |   | ISO723xM                |  | 0   | 5   |         |
| $t_{sk(o)}$           | Channel-to-channel output skew <sup>(3)</sup>               | ISO723xC                |  | 0   | 2.5 | ns      |
|                       |   | ISO723xM                |  | 0   | 1   |         |
| $t_r$                 | Output signal rise time                                     | See <a href="#">7-1</a> |  | 2.4 |     | ns      |
| $t_f$                 | Output signal fall time                                     |                         |  | 2.3 |     |         |
| $t_{PHZ}$             | Propagation delay, high-level-to-high-impedance output      | See <a href="#">7-2</a> |  | 15  | 25  | ns      |
| $t_{PZH}$             | Propagation delay, high-impedance-to-high-level output      |                         |  | 15  | 25  |         |
| $t_{PLZ}$             | Propagation delay, low-level-to-high-impedance output       |                         |  | 15  | 25  |         |
| $t_{PZL}$             | Propagation delay, high-impedance-to-low-level output       |                         |  | 15  | 25  |         |
| $t_{fs}$              | Failsafe output delay time from input power loss            | See <a href="#">7-3</a> |  | 18  |     | $\mu$ s |
| $t_{jit(pp)}$         | Peak-to-peak eye-pattern jitter                             | ISO723xM                | 150 Mbps PRBS NRZ data input, Same polarity input on all channels, See <a href="#">7-5</a> |     | 1   | ns      |

- (1) Also known as pulse skew
- (2)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
- (3)  $t_{sk(o)}$  is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

## 6.17 Typical Characteristics




Figure 6-1. ISO7230C/M RMS Supply Current vs Signaling Rate




Figure 6-2. ISO7231C/M RMS Supply Current vs Signaling Rate




Figure 6-3. Propagation Delay vs Free-Air Temperature




Figure 6-4. Input Threshold Voltage vs Free-Air Temperature




Figure 6-5.  $V_{CC1}$  Fail-Safe Threshold vs Free-Air Temperature




Figure 6-6. High-Level Output Current vs High-Level Output Voltage

### 6.17 Typical Characteristics (continued)










図 6-7. Low-Level Output Current vs Low-Level Output Voltage

## 7 Parameter Measurement Information




- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 50 kHz, 50% duty cycle,  $t_r \leq 3$  ns,  $t_f \leq 3$  ns,  $Z_O = 50 \Omega$ . At the input, a 50- $\Omega$  resistor is required to terminate the Input Generator signal. The 50- $\Omega$  is not needed in actual application.
- B.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

**7-1. Switching Characteristic Test Circuit and Voltage Waveforms**




- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 50 kHz, 50% duty cycle,  $t_r \leq 3$  ns,  $t_f \leq 3$  ns,  $Z_O = 50 \Omega$ .
- B.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

**7-2. Enable/Disable Propagation Delay Time Test Circuit and Waveform**




- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O =$  50  $\Omega$ .
- B.  $C_L =$  15 pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

7-3. Failsafe Delay Time Test Circuit and Voltage Waveforms



- A.  $C_L =$  15 pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

7-4. Common-Mode Transient Immunity Test Circuit



PRBS bit pattern run length is  $2^{16} - 1$ . Transition time is 800 ps. NRZ data input has no more than five consecutive 1s or 0s.

7-5. Peak-to-Peak Eye-Pattern Jitter Test Circuit and Voltage Waveform

## 8 Detailed Description

### 8.1 Overview

The ISO723x family of devices transmit digital data across a silicon dioxide based isolation barrier. The digital input signal (IN) of the device is sampled by a transmitter and at every data edge the transmitter sends a corresponding differential signal across the isolation barrier. When the input signal is static, the refresh logic periodically sends the necessary differential signal from the transmitter. On the other side of the isolation barrier, the receiver converts the differential signal into a single-ended signal which is output on the OUT pin through a buffer. If the receiver does not receive a data or refresh signal, the timeout logic detects the loss of signal or power from the input side and drives the output to the default level.

### 8.2 Functional Block Diagram




図 8-1. Conceptual Block Diagram of a Digital Isolator

### 8.3 Feature Description

The ISO723xx family of devices is available in multiple channel configurations and default output-state options to enable wide variety of application uses. 表 8-1 lists these device features.

表 8-1. Device Features

| PRODUCT <sup>(1)</sup> | SIGNALING RATE | INPUT THRESHOLD            | CHANNEL CONFIGURATION |
|------------------------|----------------|----------------------------|-----------------------|
| ISO7230C               | 25 Mbps        | ≅1.5 V (TTL)               | 3/0                   |
| ISO7231C               | 25 Mbps        | ≅1.5 V (TTL)               | 2/1                   |
| ISO7231M               | 150 Mbps       | V <sub>CC</sub> / 2 (CMOS) |                       |

(1) For the most current package and ordering information, see the セクション 12 section, or see the TI website at [www.ti.com](http://www.ti.com).

### 8.4 Device Functional Modes

List of ISO723xx functional modes.

表 8-2. Device Function Table ISO723x

| INPUT V <sub>CC</sub> | OUTPUT V <sub>CC</sub> | INPUT (IN) | OUTPUT ENABLE (EN) | OUTPUT (OUT) |
|-----------------------|------------------------|------------|--------------------|--------------|
| PU                    | PU                     | H          | H or Open          | H            |
|                       |                        | L          | H or Open          | L            |
|                       |                        | X          | L                  | Z            |
|                       |                        | Open       | H or Open          | H            |
| PD                    | PU                     | X          | H or Open          | H            |
| PD                    | PU                     | X          | L                  | Z            |
| X                     | PD                     | X          | X                  | Undetermined |

#### 8.4.1 Device I/O Schematics




図 8-2. Device I/O Schematics





### 9.2.2 Detailed Design Procedure






図 9-2. Typical ISO7230 Circuit Hook-up




9-3. Typical ISO7231 Circuit Hook-up

### 9.2.3 Application Performance Plots

#### 9.2.3.1 Insulation Characteristics Curves



9-4. Isolation Lifetime Projection



9-5. Thermal Derating Curve for Limiting Current per VDE

### 9.3 Power Supply Recommendations

To provide reliable operation at all data rates and supply voltages, a 0.1 μF bypass capacitor is recommended at input and output supply pins (V<sub>CC1</sub> and V<sub>CC2</sub>). The capacitors must be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be

generated for the secondary-side with the help of a transformer driver such as Texas Instruments SN6501 data sheet. For such applications, detailed power supply design and transformer selection recommendations are available in the [SN6501 data sheet](#).

## 9.4 Layout

### 9.4.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see [Figure 9-6](#)). Layer stacking must be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.


- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of the inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately  $100\text{pF}/\text{in}^2$ .
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power/ground plane system to the stack to keep the planes symmetrical. This makes the stack mechanically stable and prevents warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly. For detailed layout recommendations, see Application Note [SLLA284](#), *Digital Isolator Design Guide*.

#### 9.4.1.1 PCB Material

For digital circuit boards operating below 150 Mbps, (or rise and fall times higher than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 epoxy-glass as PCB material. FR-4 (Flame Retardant 4) meets the requirements of Underwriters Laboratories UL94-V0, and is preferred over cheaper alternatives due to the lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

#### 9.4.2 Layout Example



**Figure 9-6. Recommended Layer Stack**

## 10 Device and Documentation Support

### 10.1 Documentation Support

#### 10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [High-Voltage Lifetime of the ISO72x Family of Digital Isolators application report](#)
- Texas Instruments, [ISO72x Digital Isolator Magnetic-Field Immunity application report](#)
- Texas Instruments, [SN6501 Transformer Driver for Isolated Power Supplies data sheet](#)
- Texas Instruments, [Digital Isolator Design Guide application report](#)
- Texas Instruments, [Isolation Glossary application report](#)

### 10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[www.tij.co.jp](http://www.tij.co.jp) のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 10.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

### 10.4 Trademarks

Profibus™ is a trademark of Profibus.

DeviceNet™ is a trademark of Open DeviceNet Vendors Association.

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 10.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

| Changes from Revision K (October 2015) to Revision L (October 2024)  | Page |
|--|------|
| • ドキュメント全体にわたって表、図、相互参照の採番方法を更新.....   | 1    |
| • ドキュメント全体で VDE V 0884-11 を DIN VDE 0884-17 に更新.....   | 1    |
| • ドキュメント全体を通して容量性絶縁から絶縁バリアに参照を更新.....  | 1    |
| • Updated Thermal Characteristics, Safety Limiting Values, and Thermal Derating Curves to provide more accurate system-level thermal calculations..... | 4    |
| • Updated the <i>Regulatory Information</i> table.....   | 6    |
| • Updated electrical and switching characteristics to match device performance.....  | 6    |

- Moved the *Insulation Characteristics Curves* to the *Application Curves* section..... 19
- 

| <b>Changes from Revision J (May 2015) to Revision K (October 2015)</b>   | <b>Page</b> |
|--|-------------|
| • Added Note 1 to L(I01) and changed the MIN value From: 8.34 To 8 mm in the <i>Insulation Specifications</i> table..... | 5           |
| • Added Note 1 to LI02) and changed the MIN value From: 8.1 To 8 mm in the <i>Insulation Specifications</i> table..      | 5           |
| • Deleted Note 1 From the <i>Safety-Related Certifications</i> table.....  | 6           |
| • Changed The ground symbols on the Enable circuit in the Device I/O Schematics images.....                              | 16          |

---

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024, Texas Instruments Incorporated

**PACKAGING INFORMATION**

| Orderable Device | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| ISO7230CDW       | OBSOLETE      | SOIC         | DW              | 16   |             | TBD             | Call TI                              | Call TI              | -40 to 125   | ISO7230C                |         |
| ISO7230CDWR      | ACTIVE        | SOIC         | DW              | 16   | 2000        | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 125   | ISO7230C                | Samples |
| ISO7230MDW       | OBSOLETE      | SOIC         | DW              | 16   |             | TBD             | Call TI                              | Call TI              | -40 to 125   | ISO7230M                |         |
| ISO7230MDWR      | ACTIVE        | SOIC         | DW              | 16   | 2000        | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 125   | ISO7230M                | Samples |
| ISO7231CDW       | OBSOLETE      | SOIC         | DW              | 16   |             | TBD             | Call TI                              | Call TI              | -40 to 125   | ISO7231C                |         |
| ISO7231CDWR      | ACTIVE        | SOIC         | DW              | 16   | 2000        | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 125   | ISO7231C                | Samples |
| ISO7231CDWRG4    | ACTIVE        | SOIC         | DW              | 16   | 2000        | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 125   | ISO7231C                | Samples |
| ISO7231MDW       | OBSOLETE      | SOIC         | DW              | 16   |             | TBD             | Call TI                              | Call TI              | -40 to 125   | ISO7231M                |         |
| ISO7231MDWR      | ACTIVE        | SOIC         | DW              | 16   | 2000        | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 125   | ISO7231M                | Samples |
| ISO7231MDWRG4    | ACTIVE        | SOIC         | DW              | 16   | 2000        | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -40 to 125   | ISO7231M                | Samples |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF ISO7231C :**

- Automotive : [ISO7231C-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

| Device      | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| ISO7230CDWR | SOIC         | DW              | 16   | 2000 | 330.0              | 16.4               | 10.75   | 10.7    | 2.7     | 12.0    | 16.0   | Q1            |
| ISO7230MDWR | SOIC         | DW              | 16   | 2000 | 330.0              | 16.4               | 10.75   | 10.7    | 2.7     | 12.0    | 16.0   | Q1            |
| ISO7231CDWR | SOIC         | DW              | 16   | 2000 | 330.0              | 16.4               | 10.75   | 10.7    | 2.7     | 12.0    | 16.0   | Q1            |
| ISO7231MDWR | SOIC         | DW              | 16   | 2000 | 330.0              | 16.4               | 10.75   | 10.7    | 2.7     | 12.0    | 16.0   | Q1            |

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device      | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| ISO7230CDWR | SOIC         | DW              | 16   | 2000 | 350.0       | 350.0      | 43.0        |
| ISO7230MDWR | SOIC         | DW              | 16   | 2000 | 350.0       | 350.0      | 43.0        |
| ISO7231CDWR | SOIC         | DW              | 16   | 2000 | 350.0       | 350.0      | 43.0        |
| ISO7231MDWR | SOIC         | DW              | 16   | 2000 | 350.0       | 350.0      | 43.0        |

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated