

Technical documentation



Support & training



DRV2911-Q1 JAJSTJ2 – JUNE 2024

DRV2911-Q1 超音波レンズ・クリーニング用フルブリッジ PWM 入力ピエゾ・ドライバ

1 特長

Texas

INSTRUMENTS

- 車載アプリケーション向けに AEC-Q100 認証済み - 温度グレード 1:-40℃ ≤ TA ≤ 125℃
- ウェッタブル フランク パッケージ 2チャネル ハーフブリッジ ドライバ
- 各ハーフブリッジ制御用の PWM 入力
- 過電流保護
- 最大 200kHz の PWM 周波数をサポート
- 動作電圧:5V~35V(絶対最大定格 40V)
- 高い出力電流能力:ピーク 8A
- 低い MOSFET オンステート抵抗
- T_A = 25℃で 95mΩ (標準値) の R_{DS(ON)} (HS + LS)
- 低消費電力スリープ モード
- V_{PVDD} = 13.5V、T_A = 25℃で 2.5µA (最大値)
- 1.8V、3.3V、5V のロジック入力をサポート
- 3.3V、30mA LDO レギュレータ内蔵
- 保護機能内蔵
 - 電源低電圧誤動作防止 (UVLO)
 - チャージ ポンプ低電圧 (CPUV)
 - 過電流保護 (OCP)
 - 熱警告およびシャットダウン (OTW/OTSD)
 - フォルト状況表示ピン (FAULTZ)

2 アプリケーション

- ・ 車載用サーマル カメラ
- 処理機能なしのカメラ モジュール
- ミラー代替 / カメラ ミラー システム
- リア カメラ
- サラウンド ビュー システムの ECU

3 概要

DRV2911-Q1 は、ピエゾ ベースのレンズ カバー シス テム (LCS) を駆動するための 2 つの H ブリッジを内 蔵しており、最大 40V の絶対最大定格能力を備えて いると同時に、非常に低い R_{DS(ON)} を維持してスイッ チング損失を低減します。DR\/2911-Q1 は、パワー マネージメント LDO (3.3V/30mA) と降圧コンバータ (5.0V~5.7V、≤200mA)を内蔵しており、超音波レン ズ クリーニング (ULC) コントローラである ULC1001 のような外部回路への電力供給に使用できます。

各出力ドライバ チャネルは、ハーフ ブリッジ型の N チャネル パワー MOSFET で構成されています。2つ の独立した PWM 入力が各ハーフブリッジを駆動しま す。DRV2911-Q1 には、30mA、3.3V の LDO レギュ レータが搭載されています。

DRV2911-Q1 には、電源低電圧誤動作防止 (UVLO)、 チャージ ポンプ低電圧 (CPUV)、過電流保護 (OCP)、過熱警告 (OTW)、過熱シャットダウン (PTSD) などの複数の保護機能が内蔵されており、デ バイスおよびシステムをフォルト イベントから保護 します。フォルト状態は FAULTZ ピンにより通知さ れます。フォルト ピンは ULC1001-Q1 などのコント ローラ デバイスに接続することもできます。この場 合、I2C 経由で障害を認識できます。

製品情報

部品番号	パッケージ ⁽¹⁾	パッケージ サイズ ⁽²⁾
DRV2911-Q1	VQFN (40)	7.00mm x 5.00mm

利用可能なすべてのパッケージについては、データシートの (1)末尾にある注文情報を参照してください。

パッケージ サイズ (長さ×幅) は公称値であり、該当する場 (2) 合はピンも含まれます。







Table of Contents

1	特長1
2	アプリケーション1
3	概要1
4	Pin Configuration and Functions4
5	Specifications
	5.1 Absolute Maximum Ratings
	5.2 ESD Ratings Auto
	5.3 Recommended Operating Conditions
	5.4 Thermal Information7
	5.5 Electrical Characteristics7
	5.6 Typical Characteristics11
6	Detailed Description12
	6.1 Overview
	6.2 Functional Block Diagram13
	6.3 Feature Description14
	6.4 Device Functional Modes
7	Application and Implementation
	7.1 Application Information
	7.2 Typical Applications

8 Power Supply Recommendations	35
8.1 Bulk Capacitance	35
9 Layout	36
9.1 Layout Guidelines	36
9.2 Layout Example	37
9.3 Thermal Considerations	38
10 Device and Documentation Support	39
10.1 サード・パーティ製品に関する免責事項	39
10.2 Documentation Support	39
10.3 ドキュメントの更新通知を受け取る方法	39
10.4 サポート・リソース	39
10.5 Trademarks	39
10.6 静電気放電に関する注意事項	39
10.7 用語集	39
11 Revision History	39
12 Mechanical, Packaging, and Orderable	
Information	39
12.1 Tape and Reel Information	

cide'



4 Pin Configuration and Functions



図 4-1. DRV2911-Q1 40-Pin VQFN With Thermal Pad Down Top View

表 4-1. Pin Functions

PIN			DESCRIPTION		
NAME	NO.	ITPE	DESCRIPTION		
NC	1, 19, 20, 38, 39, 40	NC	No connection, open.		
AGND	2, 26, 31, 36	GND	Device analog ground. Refer to $\pm 2 > 9.1$ for connecting recommendations.		
FB_BK	3	PWR I	Feedback for buck regulator. Connect to buck regulator output after the inductor/resistor.		
GND_BK	4	GND	Buck regulator ground. Refer to $t22$ 3.1 for connection recommendations.		
SW_BK	5	PWR O	Buck switch node. Connect this pin to an inductor or resistor.		
CPL	6	PWR	Charge pump switching node. Connect a X5R or X7R, 47-nF, ceramic capacitor between		
СРН	7	PWR	the CPH and CPL pins. TI recommends a capacitor voltage rating at least twice the normal operating voltage of the device.		
СР	8	PWR O	Charge pump output. Connect a X5R or X7R, 1- μ F, 16-V ceramic capacitor between the CP and PVDD pins.		
PVDD	9, 10, 11	PWR I	Power supply. Connect to supply voltage; bypass to PGND with two 0.1-µF capacitors (for each pin) plus one bulk capacitor rated for PVDD. TI recommends a capacitor voltage rating at least twice the normal operating voltage of the device.		
PGND	12, 15, 18	GND	Device power ground. Refer to $\pm 2 \rightarrow 9.1$ for connections recommendation.		
OUTA	13, 14	PWR O	Half bridge output A.		
OUTB	16, 17	PWR O	Half bridge output B.		
OUTOFF	21	I	When this pin is logic high the four MOSFETs in the power stage are turned OFF making all outputs Hi-Z.		
FAULTZ	22	0	Fault indicator. Pulled logic-low with fault condition; Open-drain output requires an external pull-up resistor to AVDD or an external source. Ensure that FAULTZ is pulled > 2.2V on power up.		
RESETZ	23	I	Driver RESETZ. When this pin is logic low, the device goes into a low-power sleep mode. A 20 to 40-µs low pulse can be used to reset fault conditions without entering sleep mode.		



表 4-1. Pin Functions (続き)

PIN			DESCRIPTION		
NAME	NO.		DESCRIPTION		
VSEL_BK	24	I	Buck output voltage setting. This pin is a 2-level input pin set by an external resistor. Refer to \boxtimes 6-2.		
AVDD	25, 28, 30, 32	PWR O	3.3-V internal regulator output. Connect an X5R or X7R, 1- μ F, 6.3-V ceramic capacitor between the AVDD (near pin 25) and AGND pins. This regulator can source up to 30 mA externally.		
PWMA	27	I	PWM input for half-bridge A control.		
PWMB	29	I	PWM input for half-bridge B control.		
RBIAS	33	I	Tie 47 k Ω resistor to AVDD.		
SLEW	34	I	Slew rate control setting. This pin is a 4-level input pin set by an external resistor. Refer to \boxtimes 6-2.		
OCP	35	I	OCP level control setting. Refer to 図 6-2.		
VREF	37	PWR	Connect a X5R or X7R, 0.1- μ F, 6.3-V ceramic capacitor between the VREF and AGND pins.		
Thermal pad		GND	Must be connected to analog ground.		

(1) I = input, O = output, GND = ground pin, PWR = power, NC = no connect

. Xe



5 Specifications

5.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
Power supply pin voltage (PVDD)	-0.3	40	V
Power supply voltage ramp (PVDD)		4	V/µs
Voltage difference between ground pins (GND_BK, PGND, AGND)	-0.3	0.3	V
Charge pump voltage (CPH, CP)	-0.3	V _{PVDD} + 6	V
Charge pump negative switching pin voltage (CPL)	-0.3	V _{PVDD} + 0.3	V
Switching regulator pin voltage (FB_BK)	-0.3	6	V
Switching node pin voltage (SW_BK)	-0.3	V _{PVDD} + 0.3	V
Analog regulator pin voltage (AVDD)	-0.3	4	V
Logic pin input voltage (OUTOFF, PWMx, RESETZ)	-0.3	5.75	V
Logic pin output voltage (FAULTZ)	-0.3	5.75	V
Output pin voltage (OUTA, OUTB)	-1	V _{PVDD} + 1	V
Ambient temperature, T _A	-40	125	°C
Junction temperature, T _J	-40	150	°C
Storage temperature, T _{stg}	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings Auto

				VALUE	UNIT
	Electrostatic	Human body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM ESD Classification Level 2	~	±2000	N
V _(ESD)	discharge	Charged device model (CDM), per AEC Q100-011	Corner pins	±750	V
		CDM ESD Classification Level C4B	Other pins	±750	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{PVDD}	Power supply voltage	V _{PVDD}	4.5	24	35	V
f _{PWM}	Output PWM frequency	OUTA, OUTB			200	kHz
I _{OUT} ⁽¹⁾	Peak output current	OUTA, OUTB			8	А
V _{IN}	Logic input voltage	OUTOFF, PWMx, RESETZ	-0.1		5.5	V
V _{OD}	Open drain pullup voltage	FAULTZ	-0.1		5.5	V
I _{OD}	Open drain output current	FAULTZ			5	mA
V _{VREF}	Voltage reference pin voltage	VREF	2.8		AVDD	V
T _A	Operating ambient temperature		-40		125	°C
TJ	Operating Junction temperature		-40		150	°C

(1) Power dissipation and thermal limits must be observed



5.4 Thermal Information

		DRV2911-Q1	UNIT	
	THERMAL METRIC ⁽¹⁾	VQFN (RGF)		
		40 Pins		
R _{θJA}	Junction-to-ambient thermal resistance	25.7	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	15.2	°C/W	
R _{θJB}	Junction-to-board thermal resistance	7.3	°C/W	
Ψ_{JT}	Junction-to-top characterization parameter	0.2	°C/W	
Ψ_{JB}	Junction-to-board characterization parameter	7.2	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	2.0	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics

 $T_J = -40^{\circ}$ C to +150°C, $V_{PVDD} = 4.5$ to 35 V (unless otherwise noted). Typical limits apply for $T_A = 25^{\circ}$ C, $V_{PVDD} = 24$ V

	PARAINETER	TEST CONDITIONS		115	IVIAA	UNIT
POWER SU	PPLIES					
	DV/DD alaan mada aurrant	$V_{PVDD} > 6 V$, RESETZ = 0, $T_A = 25 \degree C$		1.5	2.5	μA
IPVDDQ	PVDD sleep mode current	RESETZ = 0	6	2.5	5	μA
IPVDDS	PVDD standby mode current	V _{PVDD} > 6 V, RESETZ = 1, PWMx = 0, I _{BK} = 0, T _A = 25 °C	S	5	6	mA
		RESETZ = 1, PWMx = 0, I _{BK} = 0		6	10	mA
		V_{PVDD} > 6 V, RESETZ = 1, f_{PWM} = 25 kHz, T_A = 25 °C		11	13	mA
I _{PVDD}	PVDD operating mode current	V_{PVDD} > 6 V, RESETZ = 1, f_{PWM} = 200 kHz, T_A = 25 °C		19	22	mA
		RESETZ =1, f _{PWM} = 25 kHz		12	17	mA
		RESETZ =1, f _{PWM} = 200 kHz		18	30	mA
V _{AVDD}	Analog regulator voltage	$0 \text{ mA} \le I_{\text{AVDD}} \le 30 \text{ mA}$	3.1	3.3	3.465	V
I _{AVDD}	External analog regulator load				30	mA
V _{VCP}	Charge pump regulator voltage	VCP with respect to PVDD	3.6	4.7	5.25	V
t _{WAKE}	Wakeup time	V _{PVDD} > V _{UVLO} , RESETZ = 1 to outputs ready and FAULTZ released			1	ms
t _{SLEEP}	Sleep Pulse time	RESETZ = 0 period to enter sleep mode	120			μs
t _{RST}	Reset Pulse time	RESETZ = 0 period to reset faults	20		40	μs
BUCK REG	ULATOR	.0				
		$V_{PVDD} > 6 V$, 0 mA $\le I_{BK} \le 200$ mA, VSEL_BK pin to Hi-Z	4.6	5.0	5.4	V
V _{BK}	Buck regulator average voltage $(L_{BK} = 47 \text{ µH}, C_{BK} = 22 \text{ µF})$	V _{PVDD} > 6.7 V, 0 mA ≤ I _{BK} ≤ 200 mA, VSEL_BK pin tied to AVDD	5.2	5.7	5.8	V
		V_{PVDD} < 6.0 V, 0 mA ≤ I_{BK} ≤ 200 mA		V _{PVDD} - I _{BK} *(R _{LBK} + 2) ⁽¹⁾		V
		V_{PVDD} > 6 V, 0 mA ≤ I_{BK} ≤ 50 mA, VSEL_BK pin to Hi-Z	4.6	5.0	5.4	V
V _{BK}	Buck regulator average voltage $(L_{BK} = 22 \ \mu H, C_{BK} = 22 \ \mu F)$	V_{PVDD} > 6.7 V, 0 mA ≤ I_{BK} ≤ 50 mA, VSEL_BK pin tied to AVDD	5.2	5.7	5.8	V
		V_{PVDD} < 6.0 V, 0 mA ≤ I_{BK} ≤ 50 mA		V _{PVDD} - I _{BK} *(R _{LBK} + 2) ⁽¹⁾		V

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信 7

DRV2911-Q1 JAJSTJ2 – JUNE 2024



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$V_{PVDD} > 6 V, 0 mA \le I_{BK} \le 40$ mA, VSEL BK pin to Hi-Z	4.6	5.0	5.4	V
V _{BK}	Buck regulator average voltage $(R_{PV} = 22.0, C_{PV} = 22.0, E_{PV})$	V _{PVDD} > 6.7 V, 0 mA ≤ I _{BK} ≤ 40 mA, VSEL_BK pin tied to AVDD	5.2	5.7	5.8	V
		V _{PVDD} < 6.0 V, 0 mA ≤ I _{BK} ≤ 40 mA	I _B	V _{PVDD} K*(R _{BK} +2)		V
		V_{PVDD} > 6 V, 0 mA ≤ I_{BK} ≤ 200 mA, Buck regulator with inductor, L_{BK} = 47 uH, C_{BK} = 22 µF	-100		100	mV
V _{BK_RIP}	Buck regulator ripple voltage	V_{PVDD} > 6 V, 0 mA ≤ I_{BK} ≤ 50 mA, Buck regulator with inductor, L_{BK} = 22 uH, C_{BK} = 22 µF	-100	2	100	mV
		V_{PVDD} > 6 V, 0 mA ≤ I_{BK} ≤ 50 mA, Buck regulator with resistor; R_{BK} = 22 Ω, C_{BK} = 22 μF	-100	0	100	mV
		L _{BK} = 47 uH, C _{BK} = 22 μF	T, Č		200 – I _{AVDD}	mA
I _{ВК}	External buck regulator load	L _{BK} = 22 uH, C _{BK} = 22 μF			50 – I _{AVDD}	mA
		R _{BK} = 22 Ω, C _{BK} = 22 μF	5		40 – I _{AVDD}	mA
fow pr	Buck regulator switching frequency	Regulation Mode	20		535	kHz
.3W_BK		Linear Mode	20		535	kHz
		V _{BK} rising, VSEL_BK pin to Hi-Z	2.7	2.8	2.9	V
VBK UV	Buck regulator undervoltage lockout	V _{BK} falling, VSEL_BK pin to Hi-Z	2.5	2.6	2.7	V
BI(_OV		V _{BK} rising, VSEL_BK pin tied to AVDD	4.2	4.4	4.55	V
		V _{BK} falling, VSEL_BK pin tied to AVDD	4.0	4.2	4.35	V
V _{BK_UV_HYS}	Buck regulator undervoltage lockout hysteresis	Rising to falling threshold	90	200	320	mV
I _{BK_CL}	Buck regulator Current limit threshold		360	600	900	mA
I _{BK_OCP}	Buck regulator Overcurrent protection trip point	. .7	2	3	4	А
t _{BK_RETRY}	Overcurrent protection retry time		0.7	1	1.3	ms
LOGIC-LEV	EL INPUTS (OUTOFF, PWMx, RESETZ)					
V _{IL}	Input logic low voltage		0		0.6	V
V	Input logic high voltage	Other Pins	1.5		5.5	V
VIH	input logic high voltage	RESETZ	1.6		5.5	V
Vinia	Input logic hysteresis	Other Pins	180	300	420	mV
THYS	input logio nyotoroolo	RESETZ	95	250	420	mV
IIL	Input logic low current	V _{PIN} (Pin Voltage) = 0 V	_1		1	μA
 hu	Input logic high current	RESETZ, V _{PIN} (Pin Voltage) = 5 V	10		30	μA
		Other pins, V _{PIN} (Pin Voltage) = 5 V	30		75	μA
Ren	Input pulldown resistance	RESETZ	150	200	300	kΩ
		Other pins	70	100	130	kΩ
C _{ID}	Input capacitance			30		pF
FOUR-LEVE	EL INPUTS (SLEW)	1				
V _{L1}	Input mode 1 voltage (25V/µs)	Tied to AGND	0	().2*AVD D	V

資料に関するフィードバック(ご意見やお問い合わせ)を送信 8

Copyright © 2024 Texas Instruments Incorporated

TEXAS INSTRUMENTS www.ti.com/ja-jp

$T_J = -40^{\circ}C$ to +150°C, $V_{PVDD} = 4.5$ to 35 V (unless otherwise noted). Typical limits apply for $T_A = 25^{\circ}C$, $V_{PVDD} = 24$ V						
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
V _{L2}	Input mode 2 voltage (50V/µs)	Hi-Z	0.27*AV DD	0.5*AVDD	0.545*AV DD	V
V _{L3}	Input mode 3 voltage (125V/µs)	47 kΩ +/- 5% tied to AVDD	0.606*AV DD	0.757*AVD D	0.909*AV DD	V
V _{L4}	Input mode 4 voltage (200V/µs)	Tied to AVDD	0.945*AV DD		AVDD	V
R _{PU}	Input pullup resistance	To AVDD	70	100	130	kΩ
R _{PD}	Input pulldown resistance	To AGND	70	100	130	kΩ
TWO-LEVE	L INPUTS (VSEL_BK)					
V _{L1}	Input mode 1 voltage (5.0V)	Hi-Z	0.27*AV DD	0.5*AVDD	0.545*AV DD	V
V _{L2}	Input mode 2 voltage (5.7V)	Tied to AVDD	0.945*AV DD		AVDD	V
R _{PU}	Input pullup resistance	To AVDD	70	100	130	kΩ
R _{PD}	Input pulldown resistance	To AGND	70	100	130	kΩ
TWO-LEVE	L INPUTS (OCP)			6		
V _{L1}	Input mode 1 voltage (16A limit)	Tied to AGND	0		0.09*AV DD	V
V _{L2}	Input mode 2 voltage (24A limit)	22 k Ω ± 5% to AGND	0.12*AV DD	0.15*AVDD	0.55*AV DD	V
R _{PU}	Input pullup resistance	To AVDD	80	100	120	kΩ
R _{PD}	Input pulldown resistance	To AGND	80	100	120	kΩ
OPEN-DRA	IN OUTPUTS (FAULTZ)					
V _{OL}	Output logic low voltage	I _{OD} = 5 mA			0.4	V
I _{OH}	Output logic high current	V _{OD} = 5 V	-1		1	μA
C _{OD}	Output capacitance				30	pF
DRIVER OU	ITPUTS					
		V _{PVDD} > 6 V, I _{OUT} = 1 A, T _A = 25°C		95	120	mΩ
P	Total MOSFET on resistance (High-side	V _{PVDD} < 6 V, I _{OUT} = 1 A, T _A = 25°C		105	130	mΩ
INDS(ON)	+ Low-side)	V _{PVDD} > 6 V, I _{OUT} = 1 A, T _J = 150 °C		140	185	mΩ
		V _{PVDD} < 6 V, I _{OUT} = 1 A, T _J = 150 °C		145	190	mΩ
		V _{PVDD} = 24 V, SLEW pin tied to AGND	14	25	45	V/µs
	Phase pin slew rate switching low to high	V_{PVDD} = 24 V, SLEW pin to Hi-Z	30	50	80	V/µs
SR	(Rising from 20 % to 80 %)	V_{PVDD} = 24 V, SLEW pin to 47 k Ω +/- 5% to AVDD	80	125	185	V/µs
		V _{PVDD} = 24 V, SLEW pin tied to AVDD	130	200	280	V/µs
		V _{PVDD} = 24 V, SLEW pin tied to AGND	14	25	45	V/µs
	Phase pin slew rate switching high to low	V _{PVDD} = 24 V, SLEW pin to Hi-Z	30	50	80	V/µs
SR	(Falling from 80 % to 20 %)	V_{PVDD} = 24 V, SLEW pin to 47 k Ω +/- 5% to AVDD	80	125	185	V/µs
		V_{PVDD} = 24 V, SLEW pin tied to AVDD	110	200	280	V/µs
	Leakage current on OUTx	$V_{OUTx} = V_{PVDD}$, RESETZ = 1			5	mA
'LEAK	Leakage current on OUTx	V _{OUTx} = 0 V, RESETZ = 1			1	μA

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信 10

(1) R_{LBK} is resistance of inductor L_{BK}

Copyright © 2024	Texas	Instruments	Incorporated
------------------	-------	-------------	--------------

Enalish	Data	Sheet:	SL	/SHE3
Linghon	Duiu	011001.	0	

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		V_{PVDD} = 24 V, SR = 25 V/µs, HS driver OFF to LS driver ON and LS driver OFF to HS driver ON		1800	3400	ns
t _{dead}	Output dead time (high to low / low to	V_{PVDD} = 24 V, SR = 50 V/µs, HS driver OFF to LS driver ON and LS driver OFF to HS driver ON		1100	1550	ns
	high)	V_{PVDD} = 24 V, SR = 125 V/µs, HS driver OFF to LS driver ON and LS driver OFF to HS driver ON		650	1000	ns
		V_{PVDD} = 24 V, SR = 200 V/µs, HS driver OFF to LS driver ON and LS driver OFF to HS driver ON		500	750	ns
		V _{PVDD} = 24 V, INHx/INLx = 1 to OUTx transition, SR = 25 V/μs		2000	4550	ns
t _{PD}	Propagation delay (high-side / low-side	V _{PVDD} = 24 V, INHx/INLx = 1 to OUTx transition, SR = 50V/µs		1200	2150	ns
	ON/OFF)	V _{PVDD} = 24 V, INHx/INLx = 1 to OUTx transition, SR = 125 V/μs	.	800	1350	ns
		V _{PVDD} = 24 V, INHx/INLx = 1 to OUTx transition, SR = 200 V/µs		650	1050	ns
t _{MIN_PULSE}	Minimum output pulse width	SR = 200 V/µs	600			ns
PROTECTIO	N CIRCUITS		75			
VUVLO	Supply undervoltage lockout (UVLO)	PVDD rising	4.3	4.4	4.5	V
0120		PVDD falling	4.1	4.2	4.3	V
V _{UVLO_HYS}	Supply undervoltage lockout hysteresis	Rising to falling threshold	140	200	350	mV
t _{UVLO}	Supply undervoltage lockout deglitch time		3	5	7	μs
N/	Charge pump undervoltage lockout	Supply rising	2.3	2.5	2.7	V
V CPUV	(above PVDD)	Supply falling	2.2	2.4	2.6	V
V _{CPUV_HYS}	Charge pump UVLO hysteresis	Rising to falling threshold	75	100	140	mV
.,		Supply rising	2.7	2.85	3	V
VAVDD_UV	Analog regulator undervoltage lockout	Supply falling	2.5	2.65	2.8	V
V _{AVDD} _ UV_HYS	Analog regulator undervoltage lockout hysteresis	Rising to falling threshold	180	200	240	mV
I _{OCP}	Overcurrent protection trip point	OCP pin tied to AGND	10	16	22	А
I _{OCP}	Overcurrent protection trip point	OCP pin tied to 22 k Ω ±5% to AGND	15	24	30	Α
t _{OCP}	Overcurrent protection deglitch time		0.06	0.3	0.6	μs
t _{RETRY}	Overcurrent protection retry time		4	5	6	ms
T _{OTW}	Thermal warning temperature	Die temperature (T _J)	135	145	155	°C
T _{OTW_HYS}	Thermal warning hysteresis	Die temperature (T _J)	15	20	26	°C
T _{TSD}	Thermal shutdown temperature	Die temperature (T _J)	170	180	190	°C
T _{TSD_HYS}	Thermal shutdown hysteresis	Die temperature (T _J)	15	20	25	°C
T _{TSD_FET}	Thermal shutdown temperature (FET)	Die temperature (T _J)	165	175	187	°C
T _{TSD_FET_HY} s	Thermal shutdown hysteresis (FET)	Die temperature (T _J)	18	25	30	°C

 $T_J = -40^{\circ}$ C to +150°C, $V_{PVDD} = 4.5$ to 35 V (unless otherwise noted). Typical limits apply for $T_A = 25^{\circ}$ C, $V_{PVDD} = 24$ V

JAJSTJ2 – JUNE 2024





5.6 Typical Characteristics





6 Detailed Description

6.1 Overview

The DRV2911-Q1 device is a one-channel differential piezo driver with integrated fault protection. The device reduces system footprint and complexity by integrating two half-bridge MOSFETs, gate drivers, charge pumps, and a linear regulator for driving the piezo-based Lens Cover System, LCS. A simple hardware interface allows for configuring the settings through fixed external resistors.

The architecture uses an internal state machine to protect against short-circuit events and control the slew rate of the internal power MOSFETs.

The DRV2911-Q1 provides a wide range of integrated protection features including power-supply undervoltage lockout (UVLO), charge-pump undervoltage lockout (CPUV), overcurrent protection (OCP), AVDD undervoltage lockout (AVDD_UV), and overtemperature warning and shutdown (OTW and OTSD). Fault events are indicated by the FAULTZ pin, which can be tied to the ULC1001-Q1 controller device or host controller.

The DRV2911-Q1 device is available in 0.5mm pin pitch, VQFN surface-mount packages with wettable flanks. The VQFN package size is 7mm × 5mm.



6.2 Functional Block Diagram



図 6-1. DRV2911-Q1 Block Diagram



6.3 Feature Description

表 6-1 lists the recommended values of the external components for the driver.

表 6-1. DRV2911-Q1 External Components							
COMPONENTS	PIN 1	PIN 2	RECOMMENDED				
C _{PVDD1}	PVDD	PGND	X5R or X7R, 0.1-µF, TI recommends a capacitor voltage rating at least twice the normal operating voltage of the device				
C _{PVDD2}	PVDD	PGND	≥ 10-µF, TI recommends a capacitor voltage rating at least twice the normal operating voltage of the device				
C _{CP}	СР	PVDD	X5R or X7R, 16-V, 1-µF				
C _{FLY}	СРН	CPL	X5R or X7R, 47-nF, TI recommends a capacitor voltage rating at least twice the normal operating voltage				
C _{AVDD}	AVDD	AGND	X5R or X7R, 1-μF, ≥ 6.3-V. In order for AVDD to accurately regulate output voltage, capacitor should have effective capacitance between 0.7-μF to 1.3-μF at 3.3-V across operating temperature.				
C _{VREF}	VREF	AGND	X5R or X7R, 0.1-µF, 6.3-V capacitor				
R _{FAULTZ}	AVDD	FAULTZ	5.1-kΩ, Pullup resistor				
R _{BIAS}	RBIAS	AVDD	47 kΩ, bias resistor				
R _{SLEW}	SLEW	AGND or AVDD	Slew rate hardware interface				
R _{OCP}	OCP	AGND	OCP hardware interface				

注

TI recommends connecting the pull-up on FAULTZ even if it is not used to avoid undesirable entry into internal test mode. If an external supply is used to pull up FAULTZ, ensure that it is pulled to >2.2V on power up or the device will enter internal test mode.

6.3.1 Output Stage

The DRV2911-Q1 device consists of an integrated $95m\Omega$ (combined high-side and low-side FET's on-state resistance) NMOS FETs connected in two half-bridge configurations. A doubler charge pump provides the proper gate-bias voltage to the high-side NMOS FETs across a wide operating voltage range in addition to providing 100% duty-cycle support. An internal linear regulator provides the gate-bias voltage for the low-side MOSFETs. The device has three PVDD power-supply pins which are to be connected to the supply voltage.

6.3.2 Hardware Interface

The hardware interface contains three configurable pins SLEW, OCP, and VSEL_BK for controlling the driver output slew rate, over current protection level, and buck voltage, respectively. These pins allow the application designer to configure the device settings by tying each pin to logic high, logic low, floating, or pull-up to logic high with a suitable resistor. The hardware interface also contains the FAULTZ open-drain pin for reporting a driver fault.

- The SLEW pin configures the slew rate of the output voltage.
- The OCP pin is used to configure the over-current protection level.
- The VSEL_BK pin is used to configure the buck output voltage level.
- The FAULTZ pin is used to report driver faults and can be read over I²C from the ULC controller.





図 6-2. DRV2911-Q1 Hardware Interface

⊠ 6-3 shows the structure of the four-level input pin, SLEW. The OCP and VSEL_BK pins utilize the same internal structure but only have two valid configurations.



図 6-3. SLEW Input Pin Structure

☑ 6-4 shows the input structure for the logic level pins, OUTOFF, PWMx, and RESETZ. The input can be with a voltage or external resistor. It is recommended to put these pins low in device sleep mode to reduce leakage current through internal pull-down resistors.



図 6-4. Logic-Level Input Pin Structure

⊠ 6-5 shows the structure of the open-drain output FAULTZ. The open-drain output requires an external pullup resistor to function properly.





6.3.3 AVDD Linear Voltage Regulator

A 3.3V linear regulator is integrated into the DRV2911-Q1 family of devices and is available for use by external circuitry. The AVDD regulator is used for powering up the internal digital circuitry of the device and additionally, this regulator can also provide the supply voltage for a low-power MCU or other circuitry supporting low current (up to 30mA). The output of the AVDD regulator should be bypassed near the AVDD pin with an X5R or X7R, 1µF, 6.3V ceramic capacitor routed directly back to the adjacent AGND ground pin.

The AVDD nominal, no-load output voltage is 3.3V.



図 6-6. AVDD Linear Regulator Block Diagram

Use \pm 1 to calculate the power dissipated in the device by the AVDD linear regulator based on V_{BK}.

$$P = (V_{BK} - AVDD) \times I_{AVDD}$$
(1)

For example, at a V_{BK} of 30V, drawing 20mA out of AVDD results in power dissipation as shown in ± 2 .

$$P = (5V - 3.3V) \times 10 \text{mA} = 17 mW$$

(2)



6.3.4 Step-Down Mixed-Mode Buck Regulator

The DRV2911-Q1 has an integrated mixed-mode buck regulator to supply regulated 5.0V power for an external controller or system voltage rail. The buck output can also be configured to 5.7V to support the extra headroom for external LDO for generating up to 5.0V. The output voltage of the buck is set by the VSEL_BK pin.

The buck regulator has a low quiescent current of ~1-2mA during light loads to prolong battery life. The device improves performance during line and load transients by implementing a pulse-frequency current-mode control scheme which requires less output capacitance and simplifies frequency compensation design.

注

The buck regulator components L_{BK}/R_{BK} and C_{BK} must be connected. Internally, the buck powers the 3.3V AVDD supply.

Buck Mode	Buck output voltage	Max output current from AVDD (I _{AVDD})	Max output current from Buck (I _{BK})	Buck current limit					
Inductor - 47µH	5.0V or 5.7V	30mA	200mA - I _{AVDD}	600mA					
Inductor - 22µH	5.0V or 5.7V	30mA	50mA	150mA					
Resistor - 22Ω	5.0V or 5.7V	30mA	40mA	150mA					

表 6-2. Recommended Settings for Buck Regulator



6.3.4.1 Buck in Inductor Mode

The buck regulator in DRV2911-Q1 device is primarily designed to support low inductance of 47μ H and 22μ H inductors. The 47μ H inductor allows the buck regulator to operate up to 200mA load current support, whereas the 22μ H inductor limits the load current to 50mA.

☑ 6-7 shows the connection of buck regulator in inductor mode.





6.3.4.2 Buck in Resistor mode

If the external load requirements is less than 40mA, the inductor can be replaced with a resistor. In resistor mode, the power is dissipated across the external resistor and the efficiency is lower than a buck in inductor mode. To appropriately scale the resistor, use the following equations. The ULC1001-Q1 max current consumption is approximately 10mA, I_{ULC} . Using DRV2911-Q1 internal current, I_{DRV_INT} , consumption assumed to be 10mA, PVDD equal to 25V, and buck voltage equal to 5V, the buck resistor should be rated higher than 400mW. When choosing a resistor rating, consider the layout's ambient temperature range and overall thermal dissipation.

$$P_{\text{STANDBY}} = V_{\text{PVDD}} \times (I_{\text{ULC}} + I_{\text{DRV} \text{ INT}})$$

(3)

 $P_{BK_{RES}} = P_{STANDBY} - (V_{BUCK} \times I_{ULC + DRV_{INT}})$

(4)

☑ 6-8 shows the connection of buck regulator in resistor mode.



図 6-8. Buck (Resistor Mode)



6.3.4.3 Buck Regulator with External LDO

The buck regulator also supports the voltage requirement to be fed to external LDO to generate standard 3.3V or 5.0V output rail with higher accuracies. The buck output voltage should be configured to 5V or 5.7V to provide extra headroom to support the external LDO for generating 3.3V or 5V rail as shown in \boxtimes 6-9.

This allows for a lower-voltage LDO design to save cost and better thermal management due to low drop-out voltage.





6.3.4.4 AVDD Power Sequencing with Buck Regulator

The AVDD LDO has uses the power supply from the mixed mode buck regulator to reduce power dissipation internally. The LDO power supply from DC mains (PVDD) to buck output (VBK) are shown in \boxtimes 6-10.



図 6-10. AVDD Power Sequencing on mixed mode Buck Regulator

	S
	0

21

資料に関するフィードバック(ご意見やお問い合わせ)を送信

6.3.4.5 Mixed mode Buck Operation and Control

The buck regulator implements a pulse frequency modulation (PFM) architecture with peak current mode control. The output voltage of the buck regulator is compared with the internal reference voltage (V_{BK_REF}) which is internally generated depending on the buck-output voltage setting (BUCK_SEL) which constitutes an outer voltage control loop. Depending on the comparator output going high ($V_{BK} < V_{BK_REF}$) or low ($V_{BK} > V_{BK_REF}$), the high-side power FET of the buck turns on and turns off respectively. An independent current control loop monitors the current in high-side power FET (I_{BK}) and turns off the high-side FET when the current becomes higher than the buck current limit (I_{BK_CL}). This implements a current limit control for the buck regulator. 🖾 6-11 shows the architecture of the buck and various control/protection loops.



図 6-11. Buck Operation and Control Loops

6.3.4.6 Buck Undervoltage Lockout

If the input supply voltage on the FB_BK pin falls lower than the V_{BK_UVLO} threshold, all of both high-side and low-side MOSFETs of the buck regulator are disabled and the FAULTZ pin is driven low. Normal operation starts again (buck operation and the FAULTZ pin is released) when the VBK undervoltage condition clears.

6.3.4.7 Buck Overcurrent Protection

A buck overcurrent event is sensed by monitoring the current flowing through the buck regulator's FETs. If the current across the buck regulator FET exceeds the I_{BK_OCP} threshold for longer than the t_{BK_OCP} deglitch time, an OCP event is recognized. The buck OCP mode is configured in the automatic retry setting. In this setting, after a buck OCP event is detected, all the buck regulator's FETs are disabled and the FAULTZ pin is driven low. Normal operation starts again automatically (driver operation and the FAULTZ pin are released) after the t_{BK_RETRY} time elapses.



6.3.5 Charge Pump

Because the output stages use N-channel FETs, the device requires a gate-drive voltage higher than the PVDD power supply to enhance the high-side FETs fully. The DRV2911-Q1 integrates a charge-pump circuit that generates a voltage above the PVDD supply for this purpose.

The charge pump requires two external capacitors for operation. See \boxtimes 6-1, $\pm 22 = 24$ and $\pm 22 = 263$ for details on these capacitors.

The charge pump shuts down when RESETZ is low.



図 6-12. DRV2911-Q1 Charge Pump



6.3.6 Slew Rate Control

An adjustable gate-drive current control to the MOSFETs of half-bridges is implemented to achieve the slew rate control. The MOSFET VDS slew rates are a critical factor for optimizing radiated emissions, energy and duration of diode recovery spikes, and switching voltage transients related to parasitics. These slew rates are predominantly determined by the rate of gate charge to internal MOSFETs as shown in 🛛 6-13.



図 6-13. Slew Rate Circuit Implementation

The slew rate can be adjusted by the SLEW pin by following \boxtimes 6-2. Four slew rate settings are available: 25V/µs, 50V/µs, 125V/µs or 200V/µs. The slew rate is calculated by the rise time and fall time of the voltage on the OUTx pin as shown in \boxtimes 6-14.





6.3.7 Cross Conduction (Dead Time)

The device is fully protected against any cross-conduction of MOSFETs - during the switching of high-side and low-side MOSFETs, DRV2911-Q1 avoids shoot-through events by inserting a dead time (t_{dead}). This is implemented by sensing the gate-source voltage (VGS) of the high-side and low-side MOSFETs and ensuring that the VGS of the high-side MOSFET has reached below turn-off levels before switching on the low-side MOSFET of the same half-bridge (or vice-versa) as shown in 🛛 6-15 and 🖾 6-16.





6.3.8 Propagation Delay

The propagation delay time (t_{pd}) is measured as the time between an input logic edge to change in gate driver voltage. This time has three parts consisting of the digital input deglitcher delay, analog driver, and comparator delay.

The input deglitcher prevents high-frequency noise on the input pins from affecting the output state of the gate drivers. To support multiple control modes, a small digital delay is added as the input command propagates through the device.



6.3.9 Protections

The DRV2911-Q1 family of devices is protected against PVDD undervoltage, charge pump undervoltage, and overcurrent events. The following sections summarize various fault details.

資料に関するフィードバック(ご意見やお問い合わせ)を送信 26



6.3.9.1 PVDD Supply Undervoltage Lockout

If at any time the input supply voltage on the PVDD pin falls lower than the V_{UVLO} threshold (PVDD UVLO falling threshold), all of the integrated FETs, driver charge-pump, and digital logic controller are disabled as shown in \boxtimes 6-18. Normal operation resumes (driver operation) when the PVDD undervoltage condition is removed.



図 6-18. PVDD Supply Undervoltage Lockout

6.3.9.2 AVDD Undervoltage Lockout

If at any time the voltage on the AVDD pin falls lower than the V_{AVDD_UV} threshold, all of the integrated FETs, driver charge pumps, and digital logic controller are disabled. Normal operation resumes (driver operation) when the AVDD undervoltage condition is removed.

6.3.9.3 VCP Charge Pump Undervoltage Lockout

If at any time the voltage on the VCP pin (charge pump) falls lower than the V_{CPUV} threshold voltage of the charge pump, all of the integrated FETs are disabled and the FAULTZ pin is driven low. Normal operation starts again (driver operation and the FAULTZ pin are released) when the VCP undervoltage condition clears.

6.3.9.4 Overcurrent Latched Protection

A MOSFET overcurrent event is sensed by monitoring the current flowing through FETs. If the current across a FET exceeds the I_{OCP} threshold for longer than the t_{OCP} deglitch time, an OCP event is recognized and the output enters a latched shutdown state. The I_{OCP} threshold is set via OCP/SR pin, and the t_{OCP} DEG is 0.6 μ s.

After an OCP event in this mode, all MOSFETs are disabled and the FAULTZ pin is driven low. Normal driver operation starts again and the FAULTZ pin is released when the OCP condition is cleared. Clear the OCP condition by toggling the RESETZ pin for the reset pulse (t_{RST}).





図 6-19. Overcurrent Protection - Latched Shutdown Mode

6.3.9.5 Thermal Shutdown (OTSD)

DRV2911-Q1 has 2 die temperature sensors for thermal shutdown, one near the FETs and one in another part of the die.

6.3.9.5.1 OTSD FET

If the die temperature near FET exceeds the trip point of the thermal shutdown limit (T_{TSD_FET}), all the FETs are disabled, the charge pump is shut down, and the FAULTZ pin is driven low. Normal operation starts again (driver operation and the FAULTZ pin is released) when the over temperature condition clears. This protection feature cannot be disabled.

6.3.9.5.2 OTSD (Non-FET)

If the die temperature in the device exceeds the trip point of the thermal shutdown limit (T_{TSD}), all the FETs are disabled, the charge pump is shut down, and the FAULTZ pin is driven low. Normal operation starts again (driver operation and the FAULTZ pin is released) when the over temperature condition clears. This protection feature cannot be disabled.



6.4 Device Functional Modes

6.4.1 Functional Modes

6.4.1.1 Reset Mode

The RESETZ pin manages the state of the DRV2911-Q1. When the RESETZ pin is low, the device goes to a low-power sleep mode. In sleep mode, the output stage, charge pump, and AVDD are disabled. The t_{SLEEP} time must elapse after a falling edge on the RESETZ pin before the device goes to sleep mode. The device comes out of sleep mode automatically if the RESETZ pin is pulled high. The t_{WAKE} time must elapse before the device is ready for input.

In sleep mode and when $V_{PVDD} < V_{UVLO}$, all MOSFETs are disabled.

注

During power up and power down of the device through the RESETZ pin, the FAULTZ pin is held low as the internal regulators are enabled or disabled. After the regulators are enabled or disabled, the FAULTZ pin is automatically released. The duration that the FAULTZ pin is low does not exceed the t_{SLEEP} or t_{WAKE} time.

TI recommends connecting the pull up on FAULTZ even if it is not used to avoid undesirable entry into internal test mode. If an external supply is used to pull up FAULTZ, ensure that it is pulled to >2.2V on power up or the device will enter internal test mode.

注

6.4.1.2 Operating Mode

When the RESETZ pin is high and the V_{PVDD} voltage is greater than the V_{UVLO} voltage, the device goes into operating mode. The t_{WAKE} time must elapse before the device is ready for inputs. In this mode the charge pump and AVDD regulator are active.

6.4.1.3 Fault Reset (RESETZ Pulse)

In the case of device latched faults, the DRV2911-Q1 goes to a partial shutdown state to help protect the power MOSFETs and system.

When the fault condition clears, the device can go to the operating state again by sending a reset pulse to the RESETZ pin. The RESETZ reset pulse (t_{RST}) consists of a high-to-low-to-high transition on the RESETZ pin. The low period of the sequence should fall within the t_{RST} time window or else the device will start the complete shutdown sequence (low power sleep mode). The reset pulse has no effect on any of the regulators, or other functional blocks.

6.4.2 OUTOFF functionality

DRV2911-Q1 can disable pre-driver and MOSFETs bypassing the digital through the OUTOFF pin. When the OUTOFF pin is pulled high, the output FETs are disabled. If RESETZ is high when the OUTOFF pin is high, the charge pump and AVDD regulator are active and any driver-related faults such as OCP will be inactive. OUTOFF pin independently disables the output FETs irrespective of the status of PWMx input pins.

注

Since the OUTOFF pin independently disables MOSFET, it can trigger fault conditions resulting in FAULTZ getting pulled low.



7 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

DRV2911-Q1 is the driver in a two-chip Ultrasonic Lens Cleaning system or ULC system. When paired with the ULC1001-Q1 controller device, DRV2911-Q1 is capable of receiving PWM inputs and driving cleaning sequences to piezo-based Lens Cover Systems, LCS. The output signal to the LCS may be boosted to a higher voltage using an LC filter as shown in \boxtimes 7-1.



図 7-1. Ultrasonic Lens Cleaning Application Block Diagram



7.2 Typical Applications

☑ 7-2 shows an example schematic for an Ultrasonic Lens Cleaning application. The following design procedure outlines the setup process for DRV2911-Q1.



図 7-2. Ultrasonic Lens Cleaning Schematic

7.2.1 Design Procedure

The typical ULC application utilizes the host processor for configuring the ULC1001-Q1 controller, which subsequently drives a PWM signal to the DRV2911-Q1. The DRV2911-Q1 output may be passed through an LC filter before driving the piezo-based LCS. A sense resistor is placed in line with the OUTA driver output and has current sense connections on either side that route back to the controller device. Additionally, voltage sense connections across the LCS are routed to the controller.

When powering ULC1001-Q1 using the AVDD pin of DRV2911-Q1, the host processor must be used to control the DRV2911-Q1 RESETZ pin. Alternatively, RESETZ can be set high by using a resistive divider to PVDD. In the low-power reset mode (RESETZ = low), AVDD is disabled and powers down ULC1001-Q1.

Copyright © 2024 Texas Instruments Incorporated



When using an independent supply for ULC1001-Q1, the SDZ_OUT pin can be connected to RESETZ to control the DRV2911-Q1 functional mode using the ULC_TX_mode_cfg2 register. Additional DRV2911-Q1 hardware interface pin settings for SLEW and OCP are outlined in Hardware Interface and vary based on the system design.

表 6-1 outlines recommendations for passive components shown in the schematic, 図 7-2.

Lastly, the resistor values for R1 through R6 should be set based on the current and voltage levels required to drive the LCS. Refer to the next section $\pm 22 = 272.2$ for details. R5 is pulled high to the VDD supply (1.8V) from ULC1001-Q1.



7.2.2 Voltage and Current Sense Circuitry

Each input into the ULC1001-Q1 current and voltage sense amplifiers require a voltage divider to decrease the high voltage across the transducer from 0V to 0.9V. The circuit representation of the current and voltage sense amplifiers is shown in \boxtimes 7-3, where the items in I-sense Amp and V-sense Amp are internal to ULC1001-Q1. The resistors used in the voltage dividers must have a 0.1% tolerance to achieve high accuracy for power measurements. Three scale factors, USER_Params_ohms_sf_Q22, USER_Params_watts_sf_Q18, and USER_Params_Imag_max_sf_Q27, are used to convert the measured values into power, impedance, and current values, respectively. Use the below equation to determine the scale factors and the current and voltage sense amplifier gains. $\frac{1}{5}$ 7-1 containing typical resistor values for common voltage levels.



図 7-3. Voltage and Current Sense Amplifiers

$$USER_Params_ohms_sf_Q22 = \frac{ISNS_{GAIN}}{VSNS_{GAIN}}$$
(5)

$$USER_Params_watts_sf_Q18 = \frac{1}{VSNS_{GAIN}} \times \frac{1}{ISNS_{GAIN}} \times 0.2025$$
(6)

$$USER_Params_Imag_max_sf_Q27 = \frac{0.9}{ISNS_{GAIN}}$$
(7)

$$ISNS_{GAIN} \left(\frac{V}{V} \right) = \frac{R_f \times R_{SNS}}{R_4}$$
(8)

$$VSNS_{GAIN} \left(\frac{V}{V} \right) = 1.043 \times \frac{R_f}{R_1 \times R_3 \times \left(\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3} \right)}$$
(9)

表 7-1. Voltage and Current Sense Resistor Reference Values

R5 = $6k\Omega$. R6 = $2k\Omega$

Differential Voltage (pk-pk)	R1	R2	R3	R4
460	1.3MΩ	6.34kΩ	294kΩ	422kΩ
90	360kΩ	30kΩ	1ΜΩ	150kΩ

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信 33

Product Folder Links: DRV2911-Q1

DRV2911-Q1 JAJSTJ2 – JUNE 2024



表 7-1. Voltage and Current Sense Resistor Reference Values (続き)

rential Voltage (pk-pk)	R1	R2	R3	R4
40	150kΩ	30kΩ	1ΜΩ	150kΩ
				1
				2
				0
			76-	
			V	
			0	
		0		



8 Power Supply Recommendations

8.1 Bulk Capacitance

Having an appropriate local bulk capacitance is an important factor in optimal driver performance. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- The highest current required by the system
- The capacitance and current capability of the power supply
- · The amount of parasitic inductance between the power supply and load
- The acceptable voltage ripple

The inductance between the power supply and the drive system limits the rate that current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands with a change in voltage. When adequate bulk capacitance is used, the output voltage remains stable, and a high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.



図 8-1. Example Setup of ULC Driver System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for optimal driver performance.



9 Layout

9.1 Layout Guidelines

The bulk capacitors should be placed to minimize the distance of the path to the driver. The connecting metal trace widths should be as wide as possible, and numerous vias should be used when connecting PCB layers. These practices minimize inductance and allow the bulk capacitor to deliver high instantaneous current.

Small-value capacitors such as the charge pump, AVDD, and VREF capacitors should be ceramic and placed close to device pins.

The high-current device outputs should use wide metal traces.

To reduce noise coupling and EMI interference from large transient currents into small-current signal paths, grounding should be partitioned between PGND and AGND. TI recommends connecting all non-power stage circuitry (including the thermal pad) to AGND to reduce parasitic effects and improve power dissipation from the device. Ensure grounds are connected through net-ties or wide resistors to reduce voltage offsets and maintain gate driver performance.

The device thermal pad should be soldered to the PCB top-layer ground plane. Multiple vias should be used to connect to a large bottom-layer ground plane. The use of large metal planes and multiple vias help dissipate the power loss that is generated in the device.

To improve thermal performance, maximize the ground area that is connected to the thermal pad ground across all possible layers of the PCB. Using thick copper pours can lower the junction-to-air thermal resistance and improve thermal dissipation from the die surface.

Separate the SW_BK and FB_BK traces with ground separation to reduce buck switching from coupling as noise into the buck outer feedback loop. Widen the FB_BK trace as much as possible to allow for faster load switching.

9-1 shows a layout example for the DRV2911-Q1.



9.2 Layout Example



図 9-1. Recommended Layout Example for VQFN Package



9.3 Thermal Considerations

The DRV2911-Q1 has thermal shutdown (TSD) as previously described. A die temperature above 165°C (min.) disables the device until the temperature drops to a safe level.

Any tendency of the device to enter thermal shutdown is an indication of excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

9.3.1 Power Dissipation

The power loss in DRV2911-Q1 include standby power losses, LDO power losses, FET conduction and switching losses, and diode losses. The FET conduction loss dominates the total power dissipation in DRV2911-Q1. The total device dissipation is the power dissipated in each of the two half bridges added together. The maximum amount of power that the device can dissipate depends on ambient temperature and heatsinking. Note that RDS,ON increases with temperature, so as the device heats, the power dissipation increases. Take this into consideration when designing the PCB and heatsinking.

A summary of equations for calculating each loss is shown in $\frac{1}{5}$ 9-1.

Loss type	Approximate Power Loss Calculation
Standby power	$P_{standby} = V_{PVDD} \times I_{PVDD_TA}$
LDO	P _{LDO} = (V _{PVDD} -V _{AVDD}) x I _{AVDD}
FET conduction	$P_{CON} = 2 \times (I_{PK})^2 \times R_{ds,on(TA)}$
FET switching	P _{SW} = I _{PK} x V _{PVDD} x t _{rise/fall} x f _{PWM}
Diode	P _{diode} = 2 x I _{PK} x V _{F(diode)} x t _{DEADTIME} x f _{PWM}

表 9-1. DRV2911-Q1 Power Loss Approximations

Copyright © 2024 Texas Instruments Incorporated



10 Device and Documentation Support

10.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサ ス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサ ービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありま せん。

10.2 Documentation Support

10.2.1 Related Documentation

For related documentation, see the following:

- EVM page ULC1001-DRV2911-EVM
- PowerPAD[™] Thermally Enhanced Package, SLMA002
- PowerPAD[™] Made Easy, SLMA004

10.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。 [通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることがで きます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

10.4 サポート・リソース

テキサス・インスツルメンツ E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒ ントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をし たりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・イ ンスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したもの ではありません。テキサス・インスツルメンツの使用条件を参照してください。

10.5 Trademarks

テキサス・インスツルメンツ E2E[™] is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

10.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータ がわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.7 用語集

テキサス・インスツルメンツ用語集、この用語集には、用語や略語の一覧および定義が記載されています。

11 Revision History

DATE	REVISION	NOTES
March 2024	*	Initial release.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the mostcurrent data available for the designated device. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.



12.1 Tape and Reel Information



Q3 i

Q4

Pocket Quadrants												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV2911QRGFRQ1	VQFN	RGF	40	3000	330	16.4	5.25	7.25	1.45	8.0	16.0	Q1

Q3

Q4

User Direction of Feed





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
DRV2911QRGFRQ1	VQFN	RGF	40	3000	367.0	367.0	35.0	

Copyright © 2024 Texas Instruments Incorporated

DRV2911-Q1 JAJSTJ2 – JUNE 2024



PACKAGE OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.





EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

RGF0040F

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

RGF0040F

DRV2911-Q1 JAJSTJ2 – JUNE 2024

PLASTIC QUAD FLATPACK- NO LEAD



 Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV2911QRGFRQ1	ACTIVE	VQFN	RGF	40	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	D2911Q1	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV2911QRGFRQ1	VQFN	RGF	40	3000	330.0	16.4	5.25	7.25	1.45	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

25-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV2911QRGFRQ1	VQFN	RGF	40	3000	367.0	367.0	35.0

RGF 40

5 x 7, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





RGF0040F

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



RGF0040F

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



RGF0040F

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated