









DAC539E4W JAJSQO0 – JUNE 2023

DAC539E4W LUT ベースのスタンドアロン障害管理向け、I²C または SPI 自動検出 機能付き、10 ビット・スマート DAC

1 特長

TEXAS

INSTRUMENTS

- クワッド・コンパレータ入力
- 10 ビットの独立コンパレータ・スレッショルド - 1 LSB の DNL
 - 1×、1.5×、2×、3×、4× のゲイン
- クワッド汎用出力 (GPO)
- ールックアップ・テーブル (LUT) に基づくコンパレ ータから GPO へのマッピング
- SPI および I²C インターフェイスの自動検出 - V_{IH}: 1.62V (V_{DD} = 5.5V の場合)
- MODE ピンにより、プログラミング・モードとス タンドアロン・モードを選択
- ユーザーがプログラム可能な不揮発性メモリ (NVM)
- リファレンス:内部、外部、VDD
- 幅広い動作範囲
 - 電源:1.8V~5.5V
 - 温度範囲:-40℃~+125℃
- 超小型パッケージ:
 - 16 ピン DSBGA: 1.72mm × 1.72mm (公称値)

2 アプリケーション

- コードレス電動工具
- ロボット掃除機
- 空気清浄機と加湿器

3 概要

DAC539E4W は、クワッド・プログラマブル・コン パレータ入力とクワッド汎用出力を備えた 10 ビッ ト・スマート D/A コンバータ (DAC) です。ルックア ップ・テーブルにより、コンパレータ入力が GPO に マッピングされます。また、DAC539E4W は遅延を プログラム可能で、入力の遷移を安定させることもで きます。これらのデバイスは、構成を保存するための NVM を提供します。このスマート DAC は、LUT と NVM を使用するプロセッサを必要とせずに動作しま す (プロセッサレス動作)。

このデバイスには、SPI および I²C インターフェイス の自動検出と内部基準電圧が搭載されています。スマ ート DAC は、機能セット、小型パッケージ、低消費 電力により、フォルト管理アプリケーションに非常に 適しています。

パッケージ情報

| 部品番号 | パッケージ ⁽¹⁾ | パッケージ・サイズ ⁽²⁾ | | |
|-----------|----------------------|-----------------------------|--|--|
| DAC539E4W | YBH (DSBGA、16) | 1.72mm × 1.72mm | | |

- 利用可能なすべてのパッケージについては、データシートの (1) 末尾にある注文情報を参照してください。
- パッケージ・サイズ (長さ×幅) は公称値であり、該当する場 (2)合はピンも含まれます。



英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報 🕰 は、www.ti.com で閲覧でき、その内容が常に優先されます。TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計など の前には、必ず最新版の英語版をご参照くださいますようお願いいたします。



Table of Contents

| 1 特長 | . 1 |
|---|-----|
| 2 アプリケーション | .1 |
| 3 概要 | . 1 |
| 4 Revision History | . 2 |
| 5 Pin Configuration and Functions | .3 |
| 6 Specifications | . 5 |
| 6.1 Absolute Maximum Ratings | . 5 |
| 6.2 ESD Ratings | . 5 |
| 6.3 Recommended Operating Conditions | .5 |
| 6.4 Thermal Information | .5 |
| 6.5 Electrical Characteristics: Threshold DAC | .6 |
| 6.6 Electrical Characteristics: Comparator | .7 |
| 6.7 Electrical Characteristics: General | .8 |
| 6.8 Timing Requirements: I ² C Standard Mode | . 9 |
| 6.9 Timing Requirements: I ² C Fast Mode | .9 |
| 6.10 Timing Requirements: I ² C Fast Mode Plus | .9 |
| 6.11 Timing Requirements: SPI Write Operation | 10 |
| 6.12 Timing Requirements: SPI Read and Daisy | |
| Chain Operation (FSDO = 0) | 10 |
| 6.13 Timing Requirements: SPI Read and Daisy | |
| Chain Operation (FSDO = 1) | 10 |
| 6.14 Timing Diagrams | 11 |

| 6.15 Typical Characteristics | |
|---|----|
| 7 Detailed Description | 17 |
| 7.1 Overview | 17 |
| 7.2 Functional Block Diagram | 17 |
| 7.3 Feature Description. | 18 |
| 7.4 Device Functional Modes | 25 |
| 7.5 Programming | |
| 7.6 Register Maps | |
| 8 Application and Implementation | |
| 8.1 Application Information | 46 |
| 8.2 Typical Application | |
| 8.3 Power Supply Recommendations. | 51 |
| 8.4 Lavout | |
| 9 Device and Documentation Support | |
| 9.1 ドキュメントの更新通知を受け取る方法 | |
| 9.2 サポート・リソース | |
| 9.3 Trademarks | 52 |
| 94 静電気放電に関する注意事項 | 52 |
| 9.5 用語集 | 52 |
| 10 Mechanical, Packaging, and Orderable | |
| Information | 52 |
| | |

4 Revision History 資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

| DATE | REVISION | NOTES | | |
|-----------|----------|-----------------|--|--|
| June 2023 | * | Initial release | | |



5 Pin Configuration and Functions



図 5-1. YBH Package, 16-pin DSBGA (Top View)

表 5-1. Pin Functions

| PIN | | TVDE | DESCRIPTION | |
|-----|------|--------------|---|--|
| NO. | NAME | | DESCRIPTION | |
| A1 | MODE | Power | External reference (VREF) or MODE input. Connect a capacitor (approximately 0.1 μ F) between MODE and AGND. Use a pullup resistor to VDD when the external reference is not used. Do not ramp up this pin before VDD. In case an external reference is used, make sure the reference ramps up after VDD. For programming mode, pull this pin low. For standalone mode, pull this pin high or connect to external reference. | |
| A2 | OUT3 | Output | Comparator output 3. For easy PCB routing, make this pin Hi-Z using register settings and short AIN3 and OUT3. | |
| A3 | OUT2 | Output | Comparator output 2. For easy PCB routing, make this pin Hi-Z using register settings and short AIN2 and OUT2. | |
| A4 | GPO3 | Output | Programming mode: This pin is configurable as SDO. For SDO function, connect the pin to the I/O voltage with an external pullup resistor. If unused, connect this pin to VDD or AGND using an external resistor. This pin can ramp up before VDD. Standalone mode: General-purpose output 3. Connect this pin to the I/O voltage using an external pullup resistor. | |
| B1 | VDD | Power | Supply voltage. | |
| B2 | AIN3 | Input | Analog input pin for channel 3. | |
| B3 | AIN2 | Input | Analog input pin for channel 2. | |
| B4 | GPO2 | Input/Output | Programming mode (SCL/SYNC): I ² C serial interface clock or SPI chip select input. Connect this to the I/O voltage using an external pullup resistor. This pin can ramp up before VDD. Standalone mode: General-purpose output 2. Connect this pin to the I/O voltage using an external pullup resistor. | |
| C1 | AGND | Ground | Ground reference point for all circuitry on the device. | |
| C2 | AIN0 | Input | Analog input pin for channel 0. | |
| C3 | AIN1 | Input | Analog input pin for channel 1. | |



表 5-1. Pin Functions (continued)

| PIN | | TYPE | DESCRIPTION |
|-----|------|--------------|--|
| NO. | NAME | | DESCRIPTION |
| C4 | GPO1 | Input/Output | Programming mode (A0/SDI): Address configuration pin for I ² C or serial data input for SPI. For A0, connect this pin to VDD, AGND, SDA, or SCL for address configuration. For SDI, this pin need not be pulled up or pulled down. This pin can ramp up before VDD. Standalone mode: General-purpose output 1. Connect this pin to the I/O voltage using an external pullup resistor. |
| D1 | CAP | Power | External bypass capacitor for the internal LDO. Connect a capacitor (approximately 1.5 μF) between CAP and AGND. |
| D2 | OUT0 | Output | Comparator output 0. For easy PCB routing, make this pin Hi-Z using register settings and short AIN0 and OUT0. |
| D3 | OUT1 | Output | Comparator output 1. For easy PCB routing, make this pin Hi-Z using register settings and short AIN1 and OUT1. |
| D4 | GPO0 | Input/Output | Programming mode (SDA/SCLK): Bidirectional I ² C serial data bus or SPI clock input. Connect this pin to the I/O voltage using an external pullup resistor in I ² C mode. This pin can ramp up before VDD. Standalone mode: General-purpose output 0. Connect this pin to the I/O voltage using an external pullup resistor. |



.....

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|------------------|--|------|-----------------------|------|
| V _{DD} | Supply voltage, V _{DD} to AGND | -0.3 | 6 | V |
| | Digital inputs to AGND | -0.3 | V _{DD} + 0.3 | V |
| | V _{AINX} to AGND | -0.3 | V _{DD} + 0.3 | V |
| | V _{OUTX} to AGND | -0.3 | V _{DD} + 0.3 | V |
| V _{REF} | External reference, V _{REF} to AGND | -0.3 | V _{DD} + 0.3 | V |
| | Current into any pin except the OUTx, VDD, and AGND pins | -10 | 10 | mA |
| TJ | Junction temperature | -40 | 150 | °C |
| T _{stg} | Storage temperature | -65 | 150 | °C |

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

| | | | VALUE | UNII |
|--------------------|---------------|---|-------|------|
| V _(ESD) | Electrostatic | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | ±2000 | V |
| | discharge | Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins ⁽²⁾ | ±500 | |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM MA | K UNIT |
|------------------|--|------|--------|--------|
| V _{DD} | Positive supply voltage to ground (AGND) | 1.7 | 5. | 5 V |
| V _{REF} | External reference to ground (AGND) | 1.7 | VD | V |
| V _{IH} | Digital input high voltage, 1.7 V < $V_{DD} \le 5.5$ V | 1.62 | | V |
| V _{IL} | Digital input low voltage | | 0. | 4 V |
| C _{CAP} | External capacitor on CAP pin | 0.5 | 1 | 5 µF |
| T _A | Ambient temperature | -40 | 12 | 5 °C |

6.4 Thermal Information

| | | DAC539E4W | |
|-----------------------|--|-------------|------|
| | THERMAL METRIC ⁽¹⁾ | YBH (DSBGA) | UNIT |
| | | 16 PINS | 1 |
| R _{θJA} | Junction-to-ambient thermal resistance | 81.2 | °C/W |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 0.3 | °C/W |
| R _{θJB} | Junction-to-board thermal resistance | 20.3 | °C/W |
| Ψ_{JT} | Junction-to-top characterization parameter | 0.2 | °C/W |
| Ψ _{JB} | Junction-to-board characterization parameter | 20.3 | °C/W |

(1) For information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics: Threshold DAC

all minimum/maximum specifications at $-40^{\circ}C \le T_A \le +125^{\circ}C$ and typical specifications at $T_A = 25^{\circ}C$, 1.7 V $\le V_{DD} \le 5.5$ V, DAC reference tied to VDD, gain = 1 ×, and digital inputs at VDD or AGND (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|----------------|---|---|-------|---------|------|---------|--|
| STAT | TATIC PERFORMANCE | | | | | | |
| | Resolution | | 10 | | | Bits | |
| INL | Integral nonlinearity ⁽¹⁾ | | -1.25 | | 1.25 | LSB | |
| DNL | Differential nonlinearity ⁽¹⁾ | | -1 | | 1 | LSB | |
| | Offset error ⁽³⁾ | 1.7 V \leq V _{DD} $<$ 2.7 V, AINx pin shorted to OUTx, DAC code: 8d | -0.75 | 0.3 | 0.75 | 0/ FSD | |
| | | 2.7 V \leq V _{DD} \leq 5.5 V, AINx pin shorted to V _{OUT} , DAC code: 8d | -0.5 | 0.25 | 0.5 | 70F3K | |
| | Offset-error temperature coefficient ⁽³⁾ | AINx pin shorted to OUTx, DAC code: 8d | | ±0.0003 | | %FSR/°C | |
| | Gain error ⁽³⁾ | Between end-point codes: 8d to 1016d | -0.5 | 0.25 | 0.5 | %FSR | |
| | Gain-error temperature coefficient ⁽³⁾ | Between end-point codes: 8d to 1016d | | ±0.0008 | | %FSR/°C | |
| Ουτι | OUTPUT | | | | | | |
| z _o | V _{AIN} dc output impedance ⁽³⁾ | DAC output enabled, internal reference (gain = $1.5 \times$ or $2 \times$) or external reference at V _{DD} (gain = $1 \times$), the V _{REF} pin is not shorted to V _{DD} | 400 | 500 | 600 | kΩ | |
| | | DAC output enabled, internal V _{REF} , gain = 3 × or 4 × | 325 | 400 | 485 | | |

(1) Measured with output unloaded. For external reference and internal reference V_{DD} ≥ 1.21 × gain + 0.2 V, between end-point codes: 8d to 1016d.

(2) Specified with 200-mV headroom with respect to reference value when internal reference is used.

(3) Measured with output unloaded.



6.6 Electrical Characteristics: Comparator

all minimum/maximum specifications at $-40^{\circ}C \le T_A \le +125^{\circ}C$ and typical specifications at $T_A = 25^{\circ}C$, 1.7 V $\le V_{DD} \le 5.5$ V, DAC reference tied to VDD, gain = 1 × in voltage output mode, and digital inputs at VDD or AGND (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------|--|--|-----|-----|---------------------------------|------|
| STAT | IC PERFORMANCE | | | | | |
| | Offset error ⁽¹⁾ ⁽²⁾ | 1.7 V \leq V _{DD} \leq 5.5 V; DAC at midscale, comparator input at Hi-Z, and DAC operating with external reference. | 6 | 0 | 6 | mV |
| | Offset error time drift ⁽¹⁾ | V_{DD} = 5.5 V, external reference, T_A = 125°C, AINx in Hi-Z mode, DAC at full scale and V_{AINX} at 0 V or DAC at zero scale and V_{AINX} at 1.84 V, drift specified for 10 years of continuous operation | | 4 | | mV |
| Ουτι | PUT | | | | | |
| | Input voltage | V_{REF} connected to $V_{\text{DD}},$ AINx resistor network connected to ground | 0 | | V _{DD} | V |
| | | V_{REF} connected to $V_{\text{DD}},$ AINx resistor network disconnected from ground | 0 | | V _{DD} × (1/3 – 1/100) | V |
| V _{OL} | Logic low output voltage | I_{LOAD} = 100 µA, output in open-drain mode | | 0.1 | | V |
| DYN | AMIC PERFORMANCE | | | | | |
| t _{resp} | Output response time | DAC at midscale with 10-bit resolution, AINx input at Hi-Z, and transition step at AINx node is ($V_{DAC} - 2$ LSB) to ($V_{DAC} + 2$ LSB), transition time measured between 10% and 90% of output, output current of 100 µA, comparator output configured in push-pull mode, load capacitor at comparator output is 25 pF | | 10 | | μs |

(1) Specified by design and characterization, not production tested.

(2) This specification does not include the total unadjusted error (TUE) of the DAC.

6.7 Electrical Characteristics: General

all minimum/maximum specifications at $-40^{\circ}C \le T_A \le +125^{\circ}C$ and typical specifications at $T_A = 25^{\circ}C$, 1.7 V $\le V_{DD} \le 5.5$ V, DAC reference tied to VDD, gain = 1 ×,and digital inputs at VDD or AGND (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | ТҮР | MAX | UNIT | |
|-------------------|--|---|--------|-------|-------|--------|--|
| INTE | RNAL REFERENCE | | | | | | |
| | Initial accuracy | T _A = 25°C for all measurements | 1.1979 | 1.212 | 1.224 | V | |
| | Reference output temperature coefficient ⁽¹⁾ ⁽²⁾ | | | | 50 | ppm/°C | |
| EXTE | RNAL REFERENCE | | | | | | |
| | V _{REF} input impedance ^{(1) (3)} | | | 192 | | kΩ-ch | |
| EEPF | ROM | | | | | | |
| | Endurance ⁽¹⁾ | $-40^{\circ}C \le T_{A} \le +85^{\circ}C$ | | 20000 | | Cycles | |
| | | T _A = 125°C | | 1000 | | Cycles | |
| | Data retention ⁽¹⁾ | | | 50 | | Years | |
| | EEPROM programming write cycle time ⁽¹⁾ | | | | 200 | ms | |
| | Device boot-up time ⁽¹⁾ | Time taken from power valid ($V_{DD} \ge 1.7$ V) to output valid state (output state as programmed in EEPROM), 0.5-µF capacitor on the CAP pin | | 5 | | ms | |
| DIGIT | AL INPUTS | | | | 1 | | |
| | Pin capacitance | Per pin | | 10 | | pF | |
| POW | ER | | | | | | |
| | Current flowing into VDD | DAC in sleep mode, internal reference powered down, external reference at 5.5 V | | | 28 | | |
| | | DAC in sleep mode, internal reference enabled, additional current through internal reference | | 10 | | μΑ | |
| IDD | Current flowing into VDD ⁽¹⁾ | DAC channels enabled, internal reference enabled, additional current through internal reference per DAC channel in voltage-output mode | | 12.5 | | µA-ch | |
| | | Normal operation, state machine enabled | | 1.53 | | mA | |
| HIGH | -IMPEDANCE OUTPUT | | | | | | |
| I _{LEAK} | Current flowing into OUTx and AINx | DAC in Hi-Z output mode, 1.7 V \leq V _{DD} \leq 5.5 V | | 10 | | nA | |

(1) Specified by design and characterization, not production tested.

(2) Measured at -40° C and $+125^{\circ}$ C and calculated the slope.

(3) Impedances for the DAC channels are connected in parallel.



6.8 Timing Requirements: I²C Standard Mode

all input signals are timed from VIL to 70% of $V_{pull-up}$, 1.7 V $\leq V_{DD} \leq 5.5$ V, $-40^{\circ}C \leq T_A \leq +125^{\circ}C$, and 1.7 V $\leq V_{pull-up} \leq V_{DD}$ V

| | | MIN | NOM MAX | UNIT |
|--------------------|--|------|---------|------|
| f _{SCL} | SCL frequency | | 100 | kHz |
| t _{BUF} | Bus free time between stop and start conditions | 4.7 | | μs |
| t _{HDSTA} | Hold time after repeated start | 4 | | μs |
| t _{SUSTA} | Repeated start setup time | 4.7 | | μs |
| t _{SUSTO} | Stop condition setup time | 4 | | μs |
| t _{HDDAT} | Data hold time | 0 | | ns |
| t _{SUDAT} | Data setup time | 250 | | ns |
| t _{LOW} | SCL clock low period | 4700 | | ns |
| t _{HIGH} | SCL clock high period | 4000 | | ns |
| t _F | Clock and data fall time | | 300 | ns |
| t _R | Clock and data rise time | | 1000 | ns |
| t _{VDDAT} | Data valid time, R = 360 Ω , C _{trace} = 23 pF, C _{probe} = 10 pF | | 3.45 | μs |
| t _{VDACK} | Data valid acknowledge time, R = 360 Ω , C _{trace} = 23 pF, C _{probe} = 10 pF | | 3.45 | μs |

6.9 Timing Requirements: I²C Fast Mode

all input signals are timed from VIL to 70% of $V_{pull-up}$, 1.7 V $\leq V_{DD} \leq 5.5$ V, $-40^{\circ}C \leq T_A \leq +125^{\circ}C$, and 1.7 V $\leq V_{pull-up} \leq V_{DD}$ V MIN NOM MAX UNIT f_{SCL} SCL frequency 400 kHz Bus free time between stop and start conditions 1.3 t_{BUF} μs t_{HDSTA} Hold time after repeated start 0.6 μs 0.6 Repeated start setup time t_{SUSTA} μs 0.6 Stop condition setup time t_{SUSTO} μs t_{HDDAT} Data hold time 0 ns Data setup time 100 ns t_{SUDAT} tLOW SCL clock low period 1300 ns SCL clock high period 600 t_{HIGH} ns Clock and data fall time 300 t_F ns Clock and data rise time 300 t_R ns Data valid time, R = 360 Ω, C_{trace} = 23 pF, C_{probe} = 10 pF 0.9 μs t_{VDDAT} Data valid acknowledge time, R = 360 Ω , C_{trace} = 23 pF, C_{probe} = 10 pF 0.9 t_{VDACK} μs

6.10 Timing Requirements: I²C Fast Mode Plus

all input signals are timed from VIL to 70% of $V_{pull-up}$, 1.7 V $\leq V_{DD} \leq 5.5$ V, $-40^{\circ}C \leq T_A \leq +125^{\circ}C$, and 1.7 V $\leq V_{pull-up} \leq V_{DD}$ V

| | | MIN | NOM | MAX | UNIT |
|--------------------|--|------|-----|------|------|
| f _{SCL} | SCL frequency | | | 1 | MHz |
| t _{BUF} | Bus free time between stop and start conditions | 0.5 | | | μs |
| t _{HDSTA} | Hold time after repeated start | 0.26 | | | μs |
| t _{SUSTA} | Repeated start setup time | 0.26 | | | μs |
| t _{SUSTO} | Stop condition setup time | 0.26 | | | μs |
| t _{HDDAT} | Data hold time | 0 | | | ns |
| t _{SUDAT} | Data setup time | 50 | | | ns |
| t _{LOW} | SCL clock low period | 0.5 | | | μs |
| t _{HIGH} | SCL clock high period | 0.26 | | | μs |
| t _F | Clock and data fall time | | | 120 | ns |
| t _R | Clock and data rise time | | | 120 | ns |
| t _{VDDAT} | Data valid time, R = 360 Ω , C _{trace} = 23 pF, C _{probe} = 10 pF | | | 0.45 | μs |
| t _{VDACK} | Data valid acknowledge time, R = 360 Ω , C _{trace} = 23 pF, C _{probe} = 10 pF | | | 0.45 | μs |

6.11 Timing Requirements: SPI Write Operation

all input signals are specified with $t_r = t_f = 1$ V/ns (10% to 90% of V_{IO}) and timed from a voltage level of (VIL + VIH) / 2, 1.7 V $\leq V_{IO} \leq 5.5$ V, 1.7 V $\leq V_{DD} \leq 5.5$ V, and $-40^{\circ}C \leq T_A \leq +125^{\circ}C$

| | | MIN | NOM | MAX | UNIT |
|-----------------------|---|-----|-----|-----|------|
| f _{SCLK} | Serial clock frequency | | | 50 | MHz |
| t _{SCLKHIGH} | SCLK high time | 9 | | | ns |
| t _{SCLKLOW} | SCLK low time | 9 | | | ns |
| t _{SDIS} | SDI setup time | 8 | | | ns |
| t _{SDIH} | SDI hold time | 8 | | | ns |
| t _{CSS} | SYNC to SCLK falling edge setup time | 18 | | | ns |
| t _{CSH} | SCLK falling edge to SYNC rising edge | 10 | | | ns |
| t _{CSHIGH} | SYNC high time | 50 | | | ns |
| t _{DACWAIT} | Sequential DAC update wait time (time between subsequent SYNC falling edges) for same channel | 2 | | | μs |

6.12 Timing Requirements: SPI Read and Daisy Chain Operation (FSDO = 0)

all input signals are specified with $t_r = t_f = 1 \text{ V/ns} (10\% \text{ to } 90\% \text{ of } V_{IO})$ and timed from a voltage level of (VIL + VIH) / 2, 1.7 V ≤ V_{IO} ≤ 5.5 V, 1.7 V ≤ V_{DD} ≤ 5.5 V, -40°C ≤ T_A ≤ +125°C, and FSDO = 0

| | | MIN | NOM MAX | UNIT |
|-----------------------|---|-----|---------|------|
| f _{SCLK} | Serial clock frequency | | 1.25 | MHz |
| t _{SCLKHIGH} | SCLK high time | 350 | | ns |
| t _{SCLKLOW} | SCLK low time | 350 | | ns |
| t _{SDIS} | SDI setup time | 8 | | ns |
| t _{SDIH} | SDI hold time | 8 | | ns |
| t _{CSS} | SYNC to SCLK falling edge setup time | 400 | | ns |
| t _{CSH} | SCLK falling edge to SYNC rising edge | 400 | | ns |
| t _{CSHIGH} | SYNC high time | 1 | | μs |
| t _{SDODLY} | SCLK rising edge to SDO falling edge, $I_{OL} \le 5$ mA, $C_L = 20$ pF. | | 300 | ns |

6.13 Timing Requirements: SPI Read and Daisy Chain Operation (FSDO = 1)

all input signals are specified with $t_r = t_f = 1$ V/ns (10% to 90% of V_{IO}) and timed from a voltage level of (VIL + VIH) / 2, 1.7 V \leq V_{IO} \leq 5.5 V, 1.7 V \leq V_{DD} \leq 5.5 V, -40°C \leq T_A \leq +125°C, and FSDO = 1

| | | MIN | NOM MAX | UNIT |
|-----------------------|---|-----|---------|------|
| f _{SCLK} | Serial clock frequency | | 2.5 | MHz |
| t _{SCLKHIGH} | SCLK high time | 175 | | ns |
| t _{SCLKLOW} | SCLK low time | 175 | | ns |
| t _{SDIS} | SDI setup time | 8 | | ns |
| t _{SDIH} | SDI hold time | 8 | | ns |
| t _{CSS} | SYNC to SCLK falling edge setup time | 300 | | ns |
| t _{CSH} | SCLK falling edge to SYNC rising edge | 300 | | ns |
| t _{CSHIGH} | SYNC high time | 1 | | μs |
| t _{SDODLY} | SCLK rising edge to SDO falling edge, $I_{OL} \le 5$ mA, $C_L = 20$ pF. | | 300 | ns |



6.14 Timing Diagrams



S: Start bit, Sr: Repeated start bit, P: Stop bit

図 6-1. I²C Timing Diagram



図 6-2. SPI Write Timing Diagram





図 6-3. SPI Read Timing Diagram



6.15 Typical Characteristics

at $T_A = 25^{\circ}$ C, $V_{DD} = 5.5$ V, external reference = 5.5 V, gain = 1 ×, AINx pins in Hi-Z mode, and the outputs unloaded (unless otherwise noted)





6.15 Typical Characteristics (continued)

at $T_A = 25^{\circ}$ C, $V_{DD} = 5.5$ V, external reference = 5.5 V, gain = 1 ×, AINx pins in Hi-Z mode, and the outputs unloaded (unless otherwise noted)





6.15 Typical Characteristics (continued)

at $T_A = 25^{\circ}$ C, $V_{DD} = 5.5$ V, external reference = 5.5 V, gain = 1 ×, AINx pins in Hi-Z mode, and the outputs unloaded (unless otherwise noted)





6.15 Typical Characteristics (continued)

at $T_A = 25^{\circ}$ C, $V_{DD} = 5.5$ V, external reference = 5.5 V, gain = 1 ×, AINx pins in Hi-Z mode, and the outputs unloaded (unless otherwise noted)





7 Detailed Description

7.1 Overview

The DAC539E4W is a 10-bit, quad smart digital-to-analog converter (DAC) with programmable comparators and look-up table based general-purpose outputs. The comparator outputs are available directly as an option. The comparator inputs can be configured as Hi-Z for an input range of VDD/3 or as finite resistance for the full input range. The comparators use four threshold DACs as reference. All the threshold DACs can be configured independently and the settings can be stored in the NVM.

The DAC539E4W uses the MODE pin to select between programming mode (I²C or SPI) and standalone mode. This device provides nonvolatile memory (NVM) to store the register settings at factory using the SPI or I²C interface. After being programmed, this device functions autonomously without the need for a processor.



7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Smart Digital-to-Analog Converter (DAC) Architecture

The DAC539E4W uses a string architecture for the threshold DACs, followed by comparators. $\pm 22 = 27.2$ shows the DAC architecture within the block diagram, which operates from a 1.8-V to 5.5-V power supply.

The threshold DAC uses one of the following three reference options: the internal voltage reference of 1.21 V, an external reference on the MODE pin, or the power supply. The threshold DACs support multiple programmable output ranges.

The comparator outputs can be inverted using register settings. The comparator outputs can be push-pull or open-drain. The analog inputs can be configured as Hi-Z or finite impedance to support different input ranges. The comparators supports programmable hysteresis using the *margin-high* and *margin-low* register fields, and latching comparator although the *margin-high* and *margin-low* register field are not stored in the NVM. The comparator outputs are accessible internally by the device.

The DAC539E4W features a programmable state machine supporting arithmetic, logic, and timing operations, as shown in \boxtimes 7-1. This state machine is preprogrammed as a look-up table that maps the comparator outputs to the GPOs for the DAC539E4W. The state machine is configured using the register map, and the parameters can be stored in the NVM. The state machine can be operated in standalone mode without interfacing to a processor (*processor-less* operation).



図 7-1. Smart DAC Architecture



7.3.2 Threshold DAC

The threshold DAC for each channel can be enabled by selecting the power-up option in the VOUT-PDN-x fields in the COMMON-CONFIG register. To achieve the desired threshold voltage, select the correct reference option, select the gain for the required output range, and program the DAC code in the DAC-x-DATA register of the respective channels.

7.3.2.1 Voltage Reference and DAC Transfer Function

There are three voltage reference options possible with the DAC539E4W: internal reference, external reference, and the power supply as reference, as shown in \boxtimes 7-2. The transfer function for the threshold DAC changes based on the voltage reference selection.



図 7-2. Voltage Reference Selection and Power-Down Logic

7.3.2.1.1 Power-Supply as Reference

By default, the DAC539E4W operates with the power-supply pin (VDD) as a reference. $\ddagger 1$ shows the transfer function of the threshold DAC when the power-supply pin is used as reference. The gain at the output stage is always 1 ×.

$$V_{\text{THLD}} = \frac{\text{DAC}_{\text{DATA}}}{2^{\text{N}}} \times V_{\text{DD}}$$
(1)

where:

- N is the resolution in bits, 10 bits for DAC539E4W.
- DAC_DATA is the decimal equivalent of the binary code that is loaded to the DAC-x-DATA field in the DAC-x-DATA register.
- DAC_DATA ranges from 0 to 2^N 1.
- V_{DD} is used as the DAC reference voltage.



7.3.2.1.2 Internal Reference

The DAC539E4W contains an internal reference that is disabled by default. To enable the internal reference, write 1 to bit EN-INT-REF in the COMMON-CONFIG register. The internal reference generates a fixed 1.21-V voltage (typical). Use the VOUT-GAIN-x field in the DAC-x-VOUT-CMP-CONFIG register to achieve gains of 1.5 ×, 2 ×, 3 ×, or 4 × for the DAC output voltage (V_{THLD}). \pm 2 shows DAC transfer function using the internal reference.

$$V_{THLD} = \frac{DAC_DATA}{2^N} \times V_{REF} \times GAIN$$

(2)

(3)

where:

- N is the resolution in bits, 10 bits for DAC539E4W
- DAC_DATA is the decimal equivalent of the binary code that is loaded to the DAC-x-DATA field in the DAC-x-DATA register.
- DAC_DATA ranges from 0 to 2^N 1.
- V_{REF} is the internal reference voltage = 1.21 V.
- GAIN = 1.5 ×, 2 ×, 3 ×, or 4 ×, based on VOUT-GAIN-x bits.

7.3.2.1.3 External Reference

The DAC539E4W provides an external reference input (MODE pin). Select the external reference option by configuring the VOUT-GAIN-x field in the DAC-x-VOUT-CMP-CONFIG register appropriately. In case the MODE pin functionality is not used, write 1 to the DIS-MODE-IN bit in the DEVICE-MODE-CONFIG register to minimize quiescent current. The external reference can be between 1.8 V and VDD. \pm 3 shows the transfer function of the threshold DAC when the external reference is used.

注

The external reference must be less than VDD in both transient and steady-state conditions. Therefore, the external reference must ramp up after VDD and ramp down before VDD.

$$V_{THLD} = \frac{DAC_DATA}{2^N} \times V_{REF}$$

where:

- N is the resolution in bits, 10 bits for DAC539E4W.
- DAC_DATA is the decimal equivalent of the binary code that is loaded to the DAC-x-DATA field in the DAC-x-DATA register.
- DAC_DATA ranges from 0 to 2^N 1.
- V_{REF} is the external reference voltage.



7.3.3 Look-Up Table (LUT)

The DAC539E4W provides a user-programmable look-up table that maps the comparator inputs to the GPOs. This LUT can be stored in the NVM for standalone operation. $\frac{1}{5}$ 7-1 and $\frac{1}{5}$ 7-2 show the user-programmable LUT with different settings of the CMP-x-INV-EN bit in the DAC-x-VOUT-CMP-CONFIG register. $\frac{1}{5}$ 7-3 shows the pin mapping between the programming and standalone modes.

| | COMPARAT | OR INPUTS | | USER-PROGRAMMABLE OUTPUTS (DEFAULT VALUES) | | | SRAM | NAME | |
|------|----------|-----------|------|---|------|------|------|-----------|-------------|
| AIN3 | AIN2 | AIN1 | AIN0 | GPO3 | GPO2 | GPO1 | GPO0 | LOCATION | |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0x25[3:0] | LUT-0-DATA |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0x26[3:0] | LUT-1-DATA |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0x27[3:0] | LUT-2-DATA |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0x28[3:0] | LUT-3-DATA |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0x29[3:0] | LUT-4-DATA |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0x2A[3:0] | LUT-5-DATA |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0x2B[3:0] | LUT-6-DATA |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0x2C[3:0] | LUT-7-DATA |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0x2D[3:0] | LUT-8-DATA |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0x2E[3:0] | LUT-9-DATA |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0x2F[3:0] | LUT-10-DATA |
| 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0x30[3:0] | LUT-11-DATA |
| 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0x31[3:0] | LUT-12-DATA |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0x32[3:0] | LUT-13-DATA |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0x33[3:0] | LUT-14-DATA |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0x34[3:0] | LUT-15-DATA |

表 7-1. Comparator Input to GPO Map (CMP-x-INV-EN = 0, default)

表 7-2. Comparator Input to GPO Map (CMP-x-INV-EN = 1)

| | COMPARAT | OR INPUTS | | USER | R-PROGRAM (DEFAULT | MABLE OUT VALUES) | PUTS | SRAM | NAME |
|------|----------|-----------|------|------|-----------------------|----------------------|------|-----------|-------------|
| AIN3 | AIN2 | AIN1 | AIN0 | GPO3 | GPO2 | GPO1 | GPO0 | LUCATION | |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x25[3:0] | LUT-0-DATA |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0x26[3:0] | LUT-1-DATA |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0x27[3:0] | LUT-2-DATA |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0x28[3:0] | LUT-3-DATA |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0x29[3:0] | LUT-4-DATA |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0x2A[3:0] | LUT-5-DATA |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0x2B[3:0] | LUT-6-DATA |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0x2C[3:0] | LUT-7-DATA |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0x2D[3:0] | LUT-8-DATA |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0x2E[3:0] | LUT-9-DATA |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0x2F[3:0] | LUT-10-DATA |
| 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0x30[3:0] | LUT-11-DATA |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0x31[3:0] | LUT-12-DATA |
| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0x32[3:0] | LUT-13-DATA |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0x33[3:0] | LUT-14-DATA |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0x34[3:0] | LUT-15-DATA |



| 表 7-3. GPO Pin Mapping | | | | | | | | |
|---------------------------------------|---------------------------------------|------------|--|--|--|--|--|--|
| STANDALONE MODE (MODE PIN IS HIGH) | PROGRAMMING MODE (MODE PIN IS LOW) | PIN NUMBER | | | | | | |
| GPO0 | SDA/SCLK | 8 | | | | | | |
| GPO1 | A0/SDI | 7 | | | | | | |
| GPO2 | SCL/SYNC | 6 | | | | | | |
| GPO3 | NC/SDO | 5 | | | | | | |

The DAC539E4W provides a programmable delay between the comparator outputs and the GPOs to allow the analog inputs to settle the transitions. This delay is specified using the LOOP-REFRESH field in the LOOP-WAIT register. \vec{x} 4 calculates the total delay in seconds using the decimal value of the LOOP-REFRESH field.

$$DELAY_TIME = \frac{2^{LOOP_REFRESH + 1}}{25.6 \times 10^6}$$

(4)

7.3.4 Programming Interface

The DAC539E4W has four digital I/O pins that include I²C and SPI. These devices automatically detect I²C and SPI protocols at the first successful communication after power-on, and then connect to the detected interface. After an interface protocol is connected, any change in the protocol is ignored. The I²C interface uses the A0 pin to select from among four address options. The SPI is a 3-wire interface by default. No readback capability is available in this mode. The NC/SDO pin can be configured in the register map and then programmed in to the NVM as the SDO output. The SPI readback mode is slower than the write mode. The programming interface pins are:

- I²C: SCL, SDA, A0
- SPI: SCLK, SDI, <u>SYNC</u>, NC/SDO

All the digital pins are open-drain when used as outputs. Therefore, all the output pins must be pulled up to the desired I/O voltage using external registers.



7.3.5 Nonvolatile Memory (NVM)

The DAC539E4W contains nonvolatile memory (NVM) bits. These memory bits are user programmable and erasable, and retain the set values in the absence of a power supply. All the register bits, as shown in the highlighted gray cells in the *Register Map* section, can be stored in the NVM by setting NVM-PROG = 1 in the COMMON-TRIGGER register. This is an autoresetting bit. The NVM-BUSY bit in the GENERAL-STATUS register is set to 1 by the device when an NVM write or reload operation is ongoing. During this time, the device blocks all read/write operations to the device. The NVM-BUSY bit is set to 0 after the write or reload operation is complete; at this point, all read/write operations to the device are allowed. The default value for all the registers in the DAC539E4W is loaded from NVM as soon as a POR event is issued.

The DAC539E4W also implements a NVM-RELOAD bit in the COMMON-TRIGGER register. Set this bit to 1 for the device to start an NVM-reload operation. The NVM-reload operation overwrites the register map with the stored data from the NVM. After completion, the device autoresets this bit to 0. During the NVM-RELOAD operation, the NVM-BUSY bit is set to 1.

7.3.5.1 NVM Cyclic Redundancy Check (CRC)

The DAC539E4W implements a cyclic redundancy check (CRC) feature for the NVM to make sure that the data stored in the NVM is uncorrupted. There are two types of CRC alarm bits implemented in DAC539E4W:

- NVM-CRC-FAIL-USER
- NVM-CRC-FAIL-INT

The NVM-CRC-FAIL-USER bit indicates the status of user-programmable NVM bits, and the NVM-CRC-FAIL-INT bit indicates the status of internal NVM bits The CRC feature is implemented by storing a 16-Bit CRC (CRC-16-CCITT) along with the NVM data each time NVM program operation (write or reload) is performed and during the device start up. The device reads the NVM data and validates the data with the stored CRC. The CRC alarm bits (NVM-CRC-FAIL-USER and NVM-CRC-FAIL-INT in the GENERAL-STATUS register) report any errors after the data are read from the device NVM.

注

The alarm bits are set only at boot-up.

7.3.5.1.1 NVM-CRC-FAIL-USER Bit

A logic 1 on NVM-CRC-FAIL-USER bit indicates that the user-programmable NVM data are corrupt. During this condition, all registers in the device are initialized with factory reset values, and any device registers can be written to or read from. To reset the alarm bits to 0, issue a software reset (see $\pm 2 \rightarrow 3 \rightarrow 7.3.7$) command, or cycle power to the device. A software reset or power-cycle also reloads the user-programmable NVM bits. In case the failure persists, reprogram the NVM.

7.3.5.1.2 NVM-CRC-FAIL-INT Bit

A logic 1 on NVM-CRC-FAIL-INT bit indicates that the internal NVM data are corrupt. During this condition, all registers in the device are initialized with factory reset values, and any device registers can be written to or read from. In case of a temporary failure, to reset the alarm bits to 0, issue a software reset (see t 2 2 2 7.3.7) command or cycle power to the device. A permanent failure in the NVM makes the device unusable.



7.3.6 Power-On Reset (POR)

The DAC539E4W includes a power-on reset (POR) function that controls the output voltage at power up. After the V_{DD} supply has been established, a POR event is issued. The POR causes all registers to initialize to default values, and communication with the device is valid only after a POR (boot-up) delay. The default value for all the registers in the DAC539E4W is loaded from NVM as soon as the POR event is issued.

When the device powers up, a POR circuit sets the device to the default mode. The POR circuit requires specific V_{DD} levels, as indicated in \boxtimes 7-3, to make sure that the internal capacitors discharge and reset the device at power up. To make sure that a POR occurs, V_{DD} must be less than 0.7 V for at least 1 ms. When V_{DD} drops to less than 1.65 V, but remains greater than 0.7 V (shown as the undefined region), the device reset is not deterministic under all specified temperature and power-supply conditions. In this case, initiate a POR. When V_{DD} remains greater than 1.65 V, a POR does not occur.



図 7-3. Threshold Levels for V_{DD} POR Circuit

7.3.7 External Reset

An external reset to the device can be triggered through the register map. To initiate a device software reset event, write the reserved code 1010b to the RESET field in the COMMON-TRIGGER register. A software reset initiates a POR event.

7.3.8 Register-Map Lock

The DAC539E4W implements a register-map lock feature that prevents an accidental or unintended write to the DAC registers. The device locks all the registers when the DEV-LOCK bit in the COMMON-CONFIG register is set to 1. To bypass the DEV-LOCK setting, write 0101b to the DEV-UNLOCK bits in the COMMON-TRIGGER register.



7.4 Device Functional Modes

7.4.1 Comparator Mode

To enable the comparator for a channel, write 1 to the CMP-x-EN and the CMP-x-OUT-EN bits in the respective DAC-x-VOUT-CMP-CONFIG register. The comparator output can be configured as push-pull or open-drain using the CMP-x-OD-EN bit. To invert the comparator output, write 1 to the CMP-x-INV-EN bit. The AINx pin has a finite impedance. To disable high-impedance on the AINx pin, write 1 to the CMP-x-HIZ-IN-DIS bit. 表 7-4 shows the comparator output at the pin for different bit settings. 表 7-5 shows the full scale analog input settings for the comparator. Any higher input voltage is clipped.

| CMP-x-EN | CMP-x-OUT-EN | CMP-x-OD-EN | CMP-x-INV-EN | OUTx PIN ⁽¹⁾ |
|----------|--------------|-------------|--------------|---------------------------------|
| 0 | X | X | X | Comparator not enabled. |
| 1 | 0 | X | X | Hi-Z output. |
| 1 | 1 | 0 | 0 | Push-pull output. |
| 1 | 1 | 0 | 1 | Push-pull and inverted output. |
| 1 | 1 | 1 | 0 | Open-drain output. |
| 1 | 1 | 1 | 1 | Open-drain and inverted output. |

| 表 | 7-4. | Com | parator | Output | Configuration |
|---|------|-----|---------|--------|---------------|
|---|------|-----|---------|--------|---------------|

(1) When the comparator is enabled, the comparator output value is accessible to the LUT irrespective of the output pin (OUTx) setting.

| 24 | | | | | | | | |
|------------------|-------|-----------------------------------|--|--|--|--|--|--|
| REFERENCE (VREF) | GAIN | V _{FS} (Hi-Z INPUT MODE) | V _{FS} (FINITE IMPEDANCE INPUT MODE) | | | | | |
| Power supply | 1 × | VDD / 3 | VDD | | | | | |
| External | 1 × | VREF / 3 | VREF | | | | | |
| | 1.5 × | (VREF × GAIN) / 3 | VREF × GAIN | | | | | |
| Internal | 2 × | (VREF × GAIN) / 3 | VREF × GAIN | | | | | |
| Internal | 3 × | (VREF × GAIN) / 6 | (VREF × GAIN) / 2 | | | | | |
| | 4 × | (VREF × GAIN) / 6 | (VREF × GAIN) / 2 | | | | | |
| | 4 ^ | (WILL & GAIN)/ 0 | (WILL & GAIN)/2 | | | | | |

表 7-5. Full Scale Analog Input (VFS)

Individual comparator channels can be configured in no-hysteresis, with-hysteresis, or latching-comparator mode using the CMP-x-MODE field in the respective DAC-x-CMP-MODE-CONFIG register.

注

Only the no-hysteresis mode is supported in the NVM. The hysteresis or latching comparator modes can be operated from the register map only.

⊠ 7-4 shows the interface circuit for the comparators. The programmable comparator operation is as shown in \boxtimes 7-5. Individual comparator channels can be configured in no-hysteresis or with-hysteresis mode using the CMP-x-MODE bit in the respective DAC-x-CMP-MODE-CONFIG register, as shown in $\boxed{1000}$ 7-6.





図 7-5. Programmable Comparator Operation

表 7-6. Comparator Mode Selection

| CMP-x-MODE BIT FIELD | COMPARATOR CONFIGURATION |
|----------------------|---|
| 00 | Normal comparator mode. No hysteresis operation. |
| 01 | Hysteresis comparator mode (not supported in NVM). DAC-x-MARGIN-HIGH and DAC-x-MARGIN-LOW registers set the hysteresis. |
| 10 | Invalid setting. |
| 11 | Invalid setting. |



MARGIN-LOW.

7.4.1.1 Programmable Hysteresis Comparator

The comparator provides hysteresis when the CMP-x-MODE bit is set to 01b, as shown in 表 7-6. The hysteresis is provided by the DAC-x-MARGIN-HIGH and DAC-x-MARGIN-LOW registers, as shown in 🛛 7-6.

When the DAC-x-MARGIN-HIGH is set to full-code or the DAC-x-MARGIN-LOW is set to zero-code, the comparator works as a latching comparator that is, the output is latched after the threshold is crossed. The latched output can be reset by writing to the corresponding RST-CMP-FLAG-x bit in the COMMON-DAC-TRIG register. 🗵 7-7 shows the behavior of a latching comparator with active low output and 🗵 7-8 shows the behavior of a latching comparator with active high output.

注 The value of the DAC-x-MARGIN-HIGH register must be greater than the value of the DAC-x-MARGIN-LOW register. The comparator output in the hysteresis mode can only be noninverting that is, the CMP-x-INV-EN bit in the DAC-x-VOUT-CMP-CONFIG register must be set to 0. In latching







7.4.2 Power-Down Mode

The comparators and the internal reference in DAC539E4W can be independently powered down through the EN-INT-REF and VOUT-PDN-x bits in the COMMON-CONFIG register, as shown in \boxtimes 7-2. At power up, the DAC output and the internal reference are disabled by default. In power-down mode, the comparator outputs (OUTx pins) are in a high-impedance state. To change this state to 10 k Ω -A_{GND} or 100 k Ω -A_{GND} (at power up), use the VOUT-PDN-x bits.

The comparator power-up state can be programmed to any state (power-down or normal mode) using the NVM. $\frac{1}{5}$ 7-7 shows the comparator power-down bits.

| REGISTER | VOUT-PDN-x[1] | VOUT-PDN-x[0] | DESCRIPTION |
|---------------|---------------|---------------|--|
| | 0 | 0 | Power up channel x. |
| | 0 | 1 | Power down channel x with 10 $k\Omega$ to AGND. |
| CONNON-CONFIG | 1 | 0 | Power down channel x with 100 $k\Omega$ to AGND. |
| | 1 | 1 | Power down channel x to Hi-Z. (default). |

表 7-7. Comparator Power-Down Bits



7.5 Programming

7.5.1 SPI Programming Mode

An SPI access cycle for DAC539E4W is initiated by asserting the <u>SYNC</u> pin low. The serial clock, SCLK, can be a continuous or gated clock. SDI data are clocked on SCLK falling edges. The SPI frame for DAC539E4W is 24 bits long. Therefore, the <u>SYNC</u> pin must stay low for at least 24 SCLK falling edges. The access cycle ends when the <u>SYNC</u> pin is deasserted high. If the access cycle contains less than the minimum clock edges, the communication is ignored. By default, the SDO pin is not enabled (three-wire SPI). In the three-wire SPI mode, if the access cycle contains more than the minimum clock edges, only the first 24 bits are used by the device. When <u>SYNC</u> is high, the SCLK and SDI signals are blocked, and SDO becomes Hi-Z to allow data readback from other devices connected on the bus.

表 7-8 and 図 7-9 describe the format for the 24-bit SPI access cycle. The first byte input to SDI is the instruction cycle. The instruction cycle identifies the request as a read or write command and the 7-bit address that is to be accessed. The last 16 bits in the cycle form the data cycle.



表 7-8. SPI Read/Write Access Cycle

図 7-9. SPI Write Cycle

Read operations require that the SDO pin is first enabled by setting the SDO-EN bit in the INTERFACE-CONFIG register. This configuration is called four-wire SPI. A read operation is initiated by issuing a read command access cycle. After the read command, a second access cycle must be issued to get the requested data. $\frac{1}{8}$ 7-9 and $\boxed{2}$ 7-10 show the output data format. Data are clocked out on the SDO pin either on the falling edge or rising edge of SCLK according to the FSDO bit; see $\boxed{2}$ 6-3.

| BIT | FIELD | DESCRIPTION |
|-------|----------|--|
| 23 | R/W | Echo R/W from previous access cycle |
| 22-16 | A[6:0] | Echo register address from previous access cycle |
| 15-0 | DI[15:0] | Readback data requested on previous access cycle |

表 7-9. SDO Output Access Cycle





The daisy-chain operation is also enabled with the SDO pin. In daisy-chain mode, multiple devices are connected in a *chain* with the SDO pin of one device is connected to SDI pin of the following device, as shown in \boxtimes 7-11. The SPI host drives the SDI pin of the first device in the chain. The SDO pin of the last device in the chain is connected to the POCI pin of the SPI host. In four-wire SPI mode, if the access cycle contains multiples of 24 clock edges, only the last 24 bits are used by the device first device in the chain. If the access cycle contains clock edges that are not in multiples of 24, the SPI packet is ignored by the device. \boxtimes 7-12 describes the packet format for the daisy-chain write cycle.





7.5.2 I²C Programming Mode

The DAC539E4W has a 2-wire serial interface (SCL and SDA), and one address pin (A0), as shown in the pin diagram in the *Pin Configuration and Functions* section. The l^2C bus consists of a data line (SDA) and a clock line (SCL) with pullup structures. When the bus is idle, both SDA and SCL lines are pulled high. All the l^2C -compatible devices connect to the l^2C bus through the open drain l/O pins, SDA and SCL.

The I²C specification states that the device that controls communication is called a *controller*, and the devices that are controlled by the controller are called *targets*. The controller generates the SCL signal. The controller also generates special timing conditions (start condition, repeated start condition, and stop condition) on the bus to indicate the start or stop of a data transfer. Device addressing is completed by the controller. The controller on an I²C bus is typically a microcontroller or digital signal processor (DSP). The DAC539E4W operates as a target on the I²C bus. A target acknowledges controller commands, and upon controller control, receives or transmits data.

Typically, the DAC539E4W operates as a target receiver. A controller writes to the DAC539E4W, a target receiver. However, if a controller requires the DAC539E4W internal register data, the DAC539E4W operates as a target transmitter. In this case, the controller reads from the DAC539E4W. According to I²C terminology, read and write refer to the controller.

The DAC539E4W supports the following data transfer modes:

- Standard mode (100Kbps)
- Fast mode (400Kbps)
- Fast mode plus (1.0Mbps)

The data transfer protocol for standard and fast modes is exactly the same; therefore, both modes are referred to as *F/S-mode* in this document. The fast mode plus protocol is supported in terms of data transfer speed, but not output current. The low-level output current is 3 mA; similar to the case of standard and fast modes. The DAC539E4W supports 7-bit addressing. The 10-bit addressing mode is not supported. The device supports the general call reset function. Sending the following sequence initiates a software reset within the device: start or repeated start, 0x00, 0x06, stop. The reset is asserted within the device on the rising edge of the ACK bit, following the second byte.

Other than specific timing signals, the l^2C interface works with serial bytes. At the end of each byte, a ninth clock cycle generates and detects an acknowledge signal. An acknowledge is when the SDA line is pulled low during the high period of the ninth clock cycle. A not-acknowledge is when the SDA line is left high during the high period of the ninth clock cycle, as shown in \mathbb{Z} 7-13.







7.5.2.1 F/S Mode Protocol

The following steps explain a complete transaction in F/S mode.

- 1. The controller initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in ⊠ 7-14. All I²C-compatible devices recognize a start condition.
- 2. The controller then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit (R/W) on the SDA line. During all transmissions, the controller makes sure that data are valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse, as shown in 7-15. All devices recognize the address sent by the controller and compare the address to the respective internal fixed address. Only the target device with a matching address generates an acknowledge by pulling the SDA line low during the entire high period of the 9th SCL cycle, as shown in 7-13. When the controller detects this acknowledge, the communication link with a target has been established.
- 3. The controller generates further SCL cycles to transmit (R/W bit 0) or receive (R/W bit 1) data to the target. In either case, the receiver must acknowledge the data sent by the transmitter. The acknowledge signal can be generated by the controller or by the target, depending on which is the receiver. The 9-bit valid data sequences consists of eight data bits and one acknowledge-bit, and can continue as long as necessary.
- 4. To signal the end of the data transfer, the controller generates a stop condition by pulling the SDA line from low-to-high while the SCL line is high, as shown in Z 7-14. This action releases the bus and stops the communication link with the addressed target. All I²C-compatible devices recognize the stop condition. Upon receipt of a stop condition, the bus is released, and all target devices then wait for a start condition followed by a matching address.



図 7-14. Start and Stop Conditions



図 7-15. Bit Transfer on the I²C Bus



7.5.2.2 I²C Update Sequence

For a single update, the DAC539E4W requires a start condition, a valid I²C address byte, a command byte, and two data bytes, as listed in $\frac{1}{5}$ 7-10.

| MSB | | LSB | ACK | MSB | | LSB | ACK | MSB | | LSB | ACK | MSB | | LSB | ACK |
|-------------------------------------|--|-----|-----|-----------|--------------------|-----------------|-----|------------------|-----------|-----|-----|------|----------|-----|-----|
| Address (A) byte セクション 7.5.2.2.1 | | | | Co セクシ | mmand b /ヨン 7.5 | oyte 5.2.2.2 | | Data byte - MSDB | | | | Data | | | |
| DB [31:24] | | | | 0 | DB [23:16 | 6] | | | DB [15:8] |] | | | DB [7:0] | | |

After each byte is received, the DAC539E4W acknowledges the byte by pulling the SDA line low during the high period of a single clock pulse, as shown in \boxtimes 7-16. These four bytes and acknowledge cycles make up the 36 clock cycles required for a single update to occur. A valid l²C address byte selects the DAC539E4W.



図 7-16. I²C Bus Protocol

The command byte sets the operating mode of the selected DAC539E4W device. For a data update to occur when the operating mode is selected by this byte, the DAC539E4W device must receive two data bytes: the most significant data byte (MSDB) and least significant data byte (LSDB). The DAC539E4W device performs an update on the falling edge of the acknowledge signal that follows the LSDB.

When using fast mode (clock = 400 kHz), the maximum DAC update rate is limited to 10 kSPS. Using fast mode plus (clock = 1 MHz), the maximum DAC update rate is limited to 25 kSPS. When a stop condition is received, the DAC539E4W device releases the $I^{2}C$ bus and awaits a new start condition.



7.5.2.2.1 Address Byte

The address byte, as shown in $\frac{1}{8}$ 7-11, is the first byte received from the controller device following the start condition. The first four bits (MSBs) of the address are factory preset to 1001b. The next three bits of the address are controlled by the A0 pin. The A0 pin input can be connected to VDD, AGND, SCL, or SDA. The A0 pin is sampled during the first byte of each data frame to determine the address. The device latches the value of the address pin, and consequently responds to that particular address according to $\frac{1}{8}$ 7-12.

| | | | 3C 1 111 | / (ddi 000 E | ,, | | | |
|-------------------|-----|-----|-----------------|--------------|--------|------------------------------|------|--------|
| COMMENT | | | | LSB | | | | |
| — | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | AD0 | R/W |
| General address | 1 | 0 | 0 | 1 | (targe | See 表 7-12 et address col | umn) | 0 or 1 |
| Broadcast address | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |

表 7-11. Address Byte

| ~ •••••••• | |
|-------------------|--------|
| TARGET ADDRESS | A0 PIN |
| 000 | AGND |
| 001 | VDD |
| 010 | SDA |
| 011 | SCL |
| | |

表 7-12. Address Format

The DAC539E4W supports broadcast addressing, which is used for synchronously updating or powering down multiple DAC539E4W devices. When the broadcast address is used, the DAC539E4W responds regardless of the address pin state. Broadcast is supported only in write mode.

7.5.2.2.2 Command Byte

The Register Names table in the Register Map section lists the command byte in the ADDRESS column.

7.5.2.3 I²C Read Sequence

To read any register the following command sequence must be used:

- 1. Send a start or repeated start command with a target address and the R/W bit set to 0 for writing. The device acknowledges this event.
- 2. Send a command byte for the register to be read. The device acknowledges this event again.
- 3. Send a repeated start with the target address and the R/W bit set to 1 for reading. The device acknowledges this event.
- 4. The device writes the MSDB byte of the addressed register. The controller must acknowledge this byte.
- 5. Finally, the device writes out the LSDB of the register.

The broadcast address cannot be used for reading.

| s | MSB | | R/W (0) | АСК | MSB | | LSB | ACK | Sr | MSB | | R/W (1) | ACK | MSB | | LSB | ACK | MSB | | LSB | ACK |
|---|-----------------|-----------------------|-----------------|--------|------------|----------------------|-------------------|--------|-----------------|------------------------------------|--------|------------|------|------|------------|-----|------|------|------------|-----|-----|
| | ADDF せた 7 | RESS クショ .5.2.2 | BYTE ン .1 | | COMM tr | 1ANE クショ 5.2.2 | BYTE コン 1.2 | | Sr | ADDRESS BYTE セクション 7.5.2.2.1 | | | Ν | NSDI | В | | l | _SDE | 3 | | |
| | From C | ontro | ller | Target | From | Con | troller | Target | From Controller | | Target | Fro | m Ta | rget | Controller | Fro | m Ta | rget | Controller | | |

表 7-13. Read Sequence



7.6 Register Maps

| DECISTED | | | MOST S | | OATA BYTE (M | SDB) | | • | - | | LEAST | SIGNIFICAN | T DATA BYTE | (LSDB) | | |
|---------------------------|----------------------|-----------------------|-----------------|----------------|--------------------|----------------|----------------|--|-----------------------------|----------|-------|------------|--------------------|----------------|----------------|----------------|
| REGISTER | BIT15 | BIT14 | BIT13 | BIT12 | BIT11 | BIT10 | BIT9 | BIT8 | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
| NOP | | | | | | | | NO | P | | | | | | | |
| DAC-x-MARGIN- HIGH | | | | | | DAC-x-MAR | GIN-HIGH | | | | | | | 2 | x | |
| DAC-x-MARGIN- LOW | - DAC-x-MARGIN-LOW | | | | | | | | | | | X | | | | |
| DAC-x-VOUT- CMP-CONFIG | X VOUT-GAIN-x | | | | | | | X CMP-x-OD- EN OUT-EN CMP-x- IN-DIS EN CMP-x-INV- IN-DIS EN (| | | | | | | CMP-x-EN | |
| DAC-x-CMP- MODE-CONFIG | | х | | | CMP-x- | MODE | | | | | 2 | K | | | | |
| COMMON- CONFIG | RESERVED | DEV-LOCK | RESERVED | EN-INT-REF | VOUT- | PDN-3 | RESERVED | VOUT | -PDN-2 | RESERVED | VOUT | PDN-1 | RESERVED | VOUT | -PDN-0 | RESERVED |
| COMMON- TRIGGER | | DEV-UN | ILOCK | | | RE | SET | | | | RESE | RVED | | | NVM-PROG | NVM- RELOAD |
| COMMON-DAC- TRIG | RST-CMP- FLAG-0 | | RESERVED | | RST-CMP- FLAG-1 | | RESERVED | | RST-CMP- FLAG-2 RESERVED | | | | RST-CMP- FLAG-3 | | RESERVED | |
| GENERAL- STATUS | NVM-CRC- FAIL-INT | NVM-CRC- FAIL-USER | х | DAC-3- BUSY | DAC-2- BUSY | DAC-1- BUSY | DAC-0- BUSY | NVM-BUSY | | | DEVI | CE-ID | | | VERSI | ON-ID |
| CMP-STATUS | | | | | | х | | | | | | | CMP- FLAG-3 | CMP- FLAG-2 | CMP- FLAG-1 | CMP- FLAG-0 |
| DEVICE-MODE- CONFIG | RES | ERVED | DIS-MODE- IN | | | | RESE | RVED | | | | | | х | | |
| INTERFACE- CONFIG | | х | | TIMEOUT- EN | | | | | х | | | | | FSDO-EN | x | SDO-EN |
| STATE-MACHINE- CONFIG0 | | | | | | | RESERVED | | | | | | | SM-ABORT | SM-START | SM-EN |
| SRAM-CONFIG | G X SRAM-ADDR | | | | | | | | | | | -ADDR | | | | |
| SRAM-DATA | SRAM-DATA | | | | | | | | | | | | | | | |
| DAC-x-DATA | DAC-x-DATA X | | | | | | | | | | | | | | | |
| LUT-x-DATA | | | | | | RESER | RVED | | | | | | | LUT-x | -DATA | |
| LOOP-WAIT | | | | | F | RESERVED | | | | | | | | LOOP-WAIT | | |

表 7-14. Register Map

Note: Shaded cells indicate the register bits or fields that are stored in NVM. Note: X = Don't care.

表 7-15. Register Names

| I ² C/SPI ADDRESS | SRAM ADDRESS | REGISTER NAME | SECTION | | | | | | |
|------------------------------|--------------|---------------------------------|--------------|--|--|--|--|--|--|
| 00h | _ | NOP | セクション 7.6.1 | | | | | | |
| 01h | _ | DAC-0-MARGIN-HIGH | セクション 7.6.2 | | | | | | |
| 02h | _ | DAC-0-MARGIN_LOW | セクション 7.6.3 | | | | | | |
| 03h | _ | DAC-0-VOUT-CMP-CONFIG | セクション 7.6.4 | | | | | | |
| 05h | — | DAC-0-CMP-MODE-CONFIG | セクション 7.6.5 | | | | | | |
| 07h | _ | DAC-1-MARGIN-HIGH | セクション 7.6.2 | | | | | | |
| 08h | — | DAC-1-MARGIN_LOW | セクション 7.6.3 | | | | | | |
| 09h | _ | DAC-1-VOUT-CMP-CONFIG | セクション 7.6.4 | | | | | | |
| 0Bh | — | DAC-1-CMP-MODE-CONFIG | セクション 7.6.5 | | | | | | |
| 0Dh | — | DAC-2-MARGIN-HIGH | セクション 7.6.2 | | | | | | |
| 0Eh | _ | DAC-2-MARGIN_LOW | セクション 7.6.3 | | | | | | |
| 0Fh | _ | DAC-2-VOUT-CMP-CONFIG | セクション 7.6.4 | | | | | | |
| 11h | _ | DAC-2-CMP-MODE-CONFIG | セクション 7.6.5 | | | | | | |
| 13h | — | DAC-3-MARGIN-HIGH | セクション 7.6.2 | | | | | | |
| 14h | — | DAC-3-MARGIN_LOW | セクション 7.6.3 | | | | | | |
| 15h | _ | DAC-3-VOUT-CMP-CONFIG | セクション 7.6.4 | | | | | | |
| 17h | _ | DAC-3-CMP-MODE-CONFIG | セクション 7.6.5 | | | | | | |
| 1Fh | _ | COMMON-CONFIG | セクション 7.6.6 | | | | | | |
| 20h | _ | COMMON-TRIGGER | セクション 7.6.7 | | | | | | |
| 21h | — | COMMON-DAC-TRIG | セクション 7.6.8 | | | | | | |
| 22h | _ | GENERAL-STATUS | セクション 7.6.9 | | | | | | |
| 23h | _ | CMP-STATUS | セクション 7.6.10 | | | | | | |
| 25h | _ | DEVICE-MODE-CONFIG | セクション 7.6.11 | | | | | | |
| 26h | _ | INTERFACE-CONFIG | セクション 7.6.12 | | | | | | |
| 27h | — | STATE-MACHINE-CONFIG0 | セクション 7.6.13 | | | | | | |
| 2Bh | _ | SRAM-CONFIG | セクション 7.6.14 | | | | | | |
| 2Ch | — | SRAM-DATA | セクション 7.6.15 | | | | | | |
| _ | 0x21 | DAC-0-DATA | セクション 7.6.16 | | | | | | |
| — | 0x22 | DAC-1-DATA | セクション 7.6.16 | | | | | | |
| — | 0x23 | DAC-2-DATA | セクション 7.6.16 | | | | | | |
| — | 0x24 | DAC-3-DATA | セクション 7.6.16 | | | | | | |
| | 0x25 | LUT-0-DATA セクション 7.6.17 | | | | | | | |

Copyright © 2023 Texas Instruments Incorporated

| I ² C/SPI ADDRESS | SRAM ADDRESS | REGISTER NAME | SECTION |
|------------------------------|--------------|---------------|--------------|
| _ | 0x26 | LUT-1-DATA | セクション 7.6.17 |
| | 0x27 | LUT-2-DATA | セクション 7.6.17 |
| _ | 0x28 | LUT-3-DATA | セクション 7.6.17 |
| _ | 0x29 | LUT-4-DATA | セクション 7.6.17 |
| _ | 0x2A | LUT-5-DATA | セクション 7.6.17 |
| — | 0x2B | LUT-6-DATA | セクション 7.6.17 |
| _ | 0x2C | LUT-7-DATA | セクション 7.6.17 |
| | 0x2D | LUT-8-DATA | セクション 7.6.17 |
| _ | 0x2E | LUT-9-DATA | セクション 7.6.17 |
| — | 0x2F | LUT-10-DATA | セクション 7.6.17 |
| — | 0x30 | LUT-11-DATA | セクション 7.6.17 |
| _ | 0x31 | LUT-12-DATA | セクション 7.6.17 |
| _ | 0x32 | LUT-13-DATA | セクション 7.6.17 |
| _ | 0x33 | LUT-14-DATA | セクション 7.6.17 |
| _ | 0x34 | LUT-15-DATA | セクション 7.6.17 |
| _ | 0x35 | LOOP-WAIT | セクション 7.6.18 |

表 7-15. Register Names (continued)

7.6.1 NOP Register (address = 00h) [reset = 0000h]

| | 凶 7-17. NOP Register | | | | | | | | | | | | | | |
|----|----------------------|----|----|----|----|---|-------|---|---|---|---|---|---|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | NOP | | | | | | | | | | | | | | |
| | | | | | | | R/W-0 | h | | | | | | | |
| | | | | | | | | | | | | | | | |

表 7-16. NOP Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|------|-------|------|-------|--------------|
| 15-0 | NOP | R/W | 0000h | No operation |

7.6.2 DAC-x-MARGIN-HIGH Register (address = 01h, 07h, 0Dh, 13h) [reset = 0000h]

図 7-18. DAC-x-MARGIN-HIGH Register (x = 0, 1, 2, 3)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|--------|----|--------|---------|---------|----|---|---|---|---|---|-----|----|---|
| | | | D | AC-x-M | ARGIN-H | HGH[9:0 | 0] | | | | | | Х | | |
| | | R/W-0h | | | | | | | | | | | X-0 |)h | |

表 7-17. DAC-x-MARGIN-HIGH Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|------|------------------------|------|-------|--|
| 15-4 | DAC-x-MARGIN-HIGH[9:0] | R/W | 000h | Margin-high code for threshold DAC. Data are in straight-binary format. MSB left-aligned. Use the following bit-alignment: {DAC-x-MARGIN-HIGH[9:0], X, X} X = Don't care bits. |
| 3-0 | х | Х | 0 | Don't care |

7.6.3 DAC-x-MARGIN-LOW Register (address = 02h, 08h, 0Eh, 14h) [reset = 0000h]

| | | | 図 7 | -19. D/ | AC-x-N | IARGI | N-LOV | N Reg | ister () | c = 0, 1 | I, 2, 3) | | | | |
|----|----|----|-----|---------|---------|---------|-------|-------|----------|----------|----------|---|-----|----|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | C | DAC-x-M | ARGIN-I | _OW[9:0 |)] | | | | | | Х | (| |
| | | | | | R/W-0h | | | | | | | | X-(|)h | |

表 7-18. DAC-x-MARGIN-LOW Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|------|-----------------------|------|-------|--|
| 15-4 | DAC-x-MARGIN-LOW[9:0] | R/W | 000h | Margin-low code for threshold DAC. Data are in straight-binary format. MSB left-aligned. Use the following bit-alignment: {DAC-x-MARGIN-LOW[9:0], X, X} X = Don't care bits. |
| 3-0 | x | Х | 0 | Don't care |



7.6.4 DAC-x-VOUT-CMP-CONFIG Register (address = 03h, 09h, 0Fh, 15h) [reset = 0401h]

| | 図 7-20. DAC-x-VOUT-CMP-CONFIG Register (x = 0, 1, 2, 3) | | | | | | | | | | | | | | |
|----|---|----|----|---------|-----|---|---|------|---|---|-----------------|------------------|--------------------------|------------------|--------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | Х | | VO | UT-GAI | N-x | | | Х | | | CMP-x- OD-EN | CMP-x- OUT-EN | CMP-x- HIZ-IN- DIS | CMP-x- INV-EN | CMP-x- EN |
| | X-0h | | F | R/W-001 | 1 | | | X-0h | | | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-1 |

表 7-19. DAC-X-VOUT-CMP-CONFIG Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-------|------------------|------|-------|---|
| 15-13 | x | Х | 0h | Don't care. |
| 12-10 | VOUT-GAIN-x | R/W | 001 | 000: Gain = 1 ×, external reference on MODE pin. 001: Gain = 1 ×, VDD as reference. 010: Gain = 1.5 ×, internal reference. 011: Gain = 2 ×, internal reference. 100: Gain = 3 ×, internal reference. 101: Gain = 4 ×, internal reference. Others: NA. |
| 9-5 | x | Х | 0h | Don't care. |
| 4 | CMP-x-OD-EN | R/W | 0 | 1: Set OUTx pin as open-drain in comparator mode (CMP-x-EN = 1 and CMP-x-OUT-EN = 1). 0: Set OUTx pin as push-pull. |
| 3 | CMP-x-OUT-EN | R/W | 0 | Bring comparator output to the respective OUTx pin. Generate comparator output but consume internally. |
| 2 | CMP-x-HIZ-IN-DIS | R/W | 0 | 0: AINx input has high-impedance. Input voltage range is limited. 1: AINx input is connected to resistor divider and has finite impedance. Input voltage range is same as full-scale. |
| 1 | CMP-x-INV-EN | R/W | 0 | Invert the comparator output. Don't invert the comparator output. |
| 0 | CMP-x-EN | R/W | 1 | 1: Enable comparator. 0: Disable comparator. |

7.6.5 DAC-x-CMP-MODE-CONFIG Register (address = 05h, 0Bh, 11h, 17h) [reset = 0000h]

図 7-21. DAC-x-CMP-MODE-CONFIG Register (x = 0, 1, 2, 3)

| | | | | | | | | | <u> </u> | | , , | | | | |
|----|----|------|----|-------|-------|---|---|---|----------|---|------|---|---|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | Х | | CMP-x | -MODE | | | | | | Х | | | | |
| | | X-0h | | R/V | V-0h | | | | | 2 | X-0h | | | | |

表 7-20. DAC-x-CMP-MODE-CONFIG Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-------|------------|------|-------|--|
| 15-12 | х | Х | 00h | Don't care. |
| 11-10 | CMP-x-MODE | R/W | 00 | 00: No hysteresis function. 01: Hysteresis provided using DAC-x-MARGIN-HIGH and DAC-x- MARGIN-LOW registers. Others: Invalid setting. |
| 9-0 | X | Х | 000h | Don't care. |



7.6.6 COMMON-CONFIG Register (address = 1Fh) [reset = 1249h]

図 7-22. COMMON-CONFIG Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------|--------------|--------------|----------------|--------|-------|--------------|--------|-------|--------------|-------|-------|--------------|--------|-------|--------------|
| RESER VED | DEV- LOCK | RESERVE D | EN-INT- REF | VOUT-F | PDN-3 | RESERV ED | VOUT-F | PDN-2 | RESERV ED | VOUT- | PDN-1 | RESERV ED | VOUT-F | PDN-0 | RESERV ED |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W- | 0h | R/W-0h | R/W- | -0h | R/W-0h | R/W | ′-0h | R/W-0h | R/W | -0h | R/W-0h |

表 7-21. COMMON-CONFIG Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-------------------------|------------|------|-------|---|
| 15 | RESERVED | R/W | 0 | Always write 0. |
| 14 | DEV-LOCK | R/W | 0 | 0: Device not locked 1: Device locked, the device locks all the registers. To set this bit back to 0 (unlock device), write to the unlock code to the DEV- UNLOCK field in the COMMON-TRIGGER register first, followed by a write to the DEV-LOCK bit as 0. |
| 13 | RESERVED | R/W | 0 | Always write 0. |
| 12 | EN-INT-REF | R/W | 000 | 0: Disable internal reference 1: Enable internal reference. This bit must be set before using internal reference gain settings. |
| 11-10, 8-7, 5-4, 2-1 | VOUT-PDN-x | R/W | 00 | 00: Power-up VOUT-x. 01: Power-down VOUT-x with 10 KΩ to AGND. 10: Power-down VOUT-x with 100 KΩ to AGND. 11: Power-down VOUT-x with Hi-Z to AGND. |
| 9, 6, 3, 0 | RESERVED | R/W | 1 | Always write 1. |

7.6.7 COMMON-TRIGGER Register (address = 20h) [reset = 0000h]

図 7-23. COMMON-TRIGGER Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|-------|-------|----|----|------|-----|---|---|---|------|-------|---|---|--------------|----------------|
| | DEV-U | NLOCK | | | RES | ET | | | | RESI | ERVED | | | NVM- PROG | NVM- RELOAD |
| | R/V | V-0h | | | R/W- | -0h | | | | R/\ | N-0h | | | R/W-0h | R/W-0h |

表 7-22. COMMON-TRIGGER Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-------|------------|------|-------|--|
| 15-12 | DEV-UNLOCK | R/W | 0000 | 0101: Device unlocking password. Others: Don't care. |
| 11-8 | RESET | W | 0000 | 1010: POR reset triggered. This field is self-resetting. Others: Don't care. |
| 7-2 | RESERVED | R/W | 0 | Always write 0. |
| 1 | NVM-PROG | R/W | 0 | 0: NVM write not triggered. 1: NVM write triggered. This bit is self-resetting. |
| 0 | NVM-RELOAD | R/W | 0 | 0: NVM reload not triggered. 1: Reload data from NVM to register map. This bit is self- resetting. |



7.6.8 COMMON-DAC-TRIG Register (address = 21h) [reset = 0000h]

| | 図 7-24. COMMON-DAC-TRIG Register | | | | | | | | | | | | | | |
|------------------------|----------------------------------|----------|----|----------------------------|----|---------|---|----------------------------|---|---------|---|----------------------------|---|---------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RST- CMP- FLAG-0 | | RESERVED | | RST- CMP- FLAG- 1 | F | RESERVE | C | RST- CMP- FLAG- 2 | | RESERVE |) | RST- CMP- FLAG- 3 | R | ESERVED | |
| W-0h | | W-0h | | W-0h | | W-0h | | W-0h | | W-0h | | W-0h | | W-0h | |

表 7-23. COMMON-DAC-TRIG Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|--|----------------|------|-------|---|
| 15, 11, 7, 3 | RST-CMP-FLAG-x | W | 0 | 0: Latching-comparator output unaffected. 1: Reset latching-comparator output. This bit is self-resetting. |
| 14, 13, 10, 9, 8, 6, 5, 4, 2, 1, 0 | RESERVED | W | 0 | Always write 0. |

7.6.9 GENERAL-STATUS Register (address = 22h) [reset = 00h, DEVICE-ID, VERSION-ID]

図 7-25. GENERAL-STATUS Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------------------|-------------------------------|------|----------------|----------------|----------------|----------------|--------------|---|---|------|-------|---|---|-------|-------|
| NVM- CRC- FAIL-INT | NVM- CRC- FAIL- USER | х | DAC-3- BUSY | DAC-2- BUSY | DAC-1- BUSY | DAC-0- BUSY | NVM- BUSY | | | DEVI | CE-ID | | | VERSI | ON-ID |
| R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | R-0h | | | F | R | | | R- | 0h |

表 7-24. GENERAL-STATUS Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|-------------------|------|----------------|---|
| 15 | NVM-CRC-FAIL-INT | R | 0 | 0: No CRC error in OTP 1: Indicates a failure in OTP loading. A software reset or power-cycle can bring the device out of this condition in case of temporary failure. |
| 14 | NVM-CRC-FAIL-USER | R | 0 | 0: No CRC error in NVM loading 1: Indicates a failure in NVM loading. The register settings are corrupted. The device allows all operations during this error condition. Reprogram the NVM to get original state. A software reset brings the device out of this temporary error condition. |
| 13 | X | R | 0 | Don't care |
| 12 | DAC-3-BUSY | R | 0 | 0: DAC-3 channel can accept commands 1: DAC-3 channel does not accept commands |
| 11 | DAC-2-BUSY | R | 0 | 0: DAC-2 channel can accept commands 1: DAC-2 channel does not accept commands |
| 10 | DAC-1-BUSY | R | 0 | 0: DAC-1 channel can accept commands 1: DAC-1 channel does not accept commands |
| 9 | DAC-0-BUSY | R | 0 | 0: DAC-0 channel can accept commands 1: DAC-0 channel does not accept commands |
| 8 | NVM-BUSY | R | 0 | 0: NVM is available for read and write. 1: NVM is not available for read or write. |
| 7-2 | DEVICE-ID | R | DAC539E4W: 1Bh | Device identifier. |
| 1-0 | VERSION-ID | R | 00 | Version identifier. |

7.6.10 CMP-STATUS Register (address = 23h) [reset = 0000h]

図 7-26. CMP-STATUS Register 15 14 13 12 11 10 8 6 5 4 3 2 0 9 7 1 CMP-CMP-CMP-Х CMP-FLAG-FLAG-FLAG-FLAG-3 2 1 0 X-0h R-0h R-0h R-0h R-0h

表 7-25. CMP-STATUS Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|------------|------------|------|-------|--|
| 15-4 | x | х | 0 | Don't care. |
| 3, 2, 1, 0 | CMP-FLAG-x | R | 0 | Synchronized comparator output from respective channels. |

7.6.11 DEVICE-MODE-CONFIG Register (address = 25h) [reset = 8040h]

| 図 7-27. DEVICE-MODE-CON | FIG Register |
|-------------------------|--------------|
|-------------------------|--------------|

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|-----------------|---------|----------|----|---|---|---|---|---|---|---|------|---|---|
| RESE | RVED | DIS- MODE-IN | | RESERVED | | | | | | | | | Х | | |
| R/W | /-10 | R/W-0h | R/W-02h | | | | | | | | | | X-0h | | |

表 7-26. DEVICE-MODE-CONFIG Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-------|-------------|------|-------|---|
| 15-14 | RESERVED | R/W | 10 | Always write 10b |
| 13 | DIS-MODE-IN | R/W | 0 | 0: MODE function enabled. 1: MODE function disabled. |
| 12-5 | RESERVED | R/W | 02h | Always write 02h. |
| 4-0 | x | R/W | 00h | Don't care. |



7.6.12 INTERFACE-CONFIG Register (address = 26h) [reset = 0000h]

図 7-28. INTERFACE-CONFIG Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|------|----|----------------|----|----|---|---|------|---|---|---|---|-------------|------|--------|
| | Х | | TIMEOUT- EN | | | | | Х | | | | | FSDO- EN | Х | SDO-EN |
| | X-0h | | R/W-0h | | | | | X-0h | | | | | R/W-0h | X-0h | R/W-0h |

表 7-27. INTERFACE-CONFIG Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-------|------------|------|-------|---|
| 15-13 | x | Х | 0h | Don't care. |
| 12 | TIMEOUT-EN | R/W | 0 | 0: I ² C timeout disabled. 1: I ² C timeout enabled. |
| 11-3 | x | Х | 0h | Don't care. |
| 2 | FSDO-EN | R/W | 0 | 0: Fast SDO disabled. 1: Fast SDO enabled. |
| 1 | x | Х | 0 | Don't care. |
| 0 | SDO-EN | R/W | 0 | 0: SDO disabled. 1: SDO enabled. |

7.6.13 STATE-MACHINE-CONFIG0 Register (address = 27h) [reset = 0003h]

図 7-29. STATE-MACHINE-CONFIG0 Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|----------|----|----|----|----|---|---|---|---|--------------|--------------|--------|---|---|---|
| | RESERVED | | | | | | | | | SM- ABORT | SM- START | SM-EN | | | |
| R/W-0h | | | | | | | | | | R/W-0h | R/W-0h | R/W-0h | | | |

表 7-28. STATE-MACHINE-CONFIG0 Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|------|----------|------|-------|--|
| 15-3 | RESERVED | R/W | 0000h | Always write 0. |
| 2 | SM-ABORT | R/W | 0 | 0: State machine not aborted. 1: State machine aborted. |
| 1 | SM-START | R/W | 0 | 0: State machine stopped.1: State machine started. The state machine must be enabled using the SM-EN bit. |
| 0 | SM-EN | R/W | 0 | 0: State machine disabled. 1: State machine enabled. |

7.6.14 SRAM-CONFIG Register (address = 2Bh) [reset = 0000h]

図 7-30. SRAM-CONFIG Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|-------|----|----|---|---|---|---|---|------|--------|---|---|---|
| | | | Х | | | | | | | | SRAI | M-ADDR | | | |
| | | | X-00h | | | | | | | | R/\ | V-00h | | | |

表 7-29. SRAM-CONFIG Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|------|-----------|------|-------|--|
| 15-8 | х | Х | 00h | Don't care. |
| 7-0 | SRAM-ADDR | R/W | 00h | 8-bit SRAM address. Writing to this register field configures the SRAM address to be accessed next. This address automatically increments after a write to the SRAM. |

7.6.15 SRAM-DATA Register (address = 2Ch) [reset = 0000h]

| 凶 7-31. SRAM-DATA Register | | | | | | | | | | | | | | | |
|----------------------------|-----------|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | SRAM-DATA | | | | | | | | | | | | | | |
| R/W-0h | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |

表 7-30. SRAM-DATA Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|------|-----------|------|-------|--|
| 15-0 | SRAM-DATA | R/W | 0h | 16-bit SRAM data. This data is written to or read from the address |
| | | | | configured in the SRAM-CONFIG register. |

7.6.16 DAC-x-DATA Register (SRAM address = 21h, 22h, 23h, 24h) [reset = 8000h]

注 This register address is mapped to SRAM. Use the SRAM-CONFIG and SRAM-DATA registers to read and write.

| 図 7-32. DAC-x-DATA Register (x = 0, 1, 2, 3) | | | | | | | | | | | | | | | |
|--|----|----|----|----|----|---|---|---|---|---|---|-----|----|---|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DAC-x-DATA[9:0] | | | | | | | | | | | | Х | | | |
| R/W-800h | | | | | | | | | | | | X-0 |)h | | |

表 7-31. DAC-x-DATA Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|------|-----------------|------|-------|--|
| 15-4 | DAC-x-DATA[9:0] | R/W | 800h | Data for threshold DAC Data are in straight-binary format. MSB left-aligned. Use the following bit-alignment: {DAC-x-DATA[9:0], X, X} X = Don't care bits. |
| 3-0 | x | Х | 0h | Don't care. |



7.6.17 LUT-x-DATA Register (SRAM address = 25h through 34h) [reset = (see register description)]

注

This register address is mapped to SRAM. Use the SRAM-CONFIG and SRAM-DATA registers to read and write.

図 7-33. LUT-x-DATA Register (x = 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 12, 13, 14, 15)

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----------|----|----|----|----|---|---|---|---|---|--------|------|---|---|---|
| | RESERVED | | | | | | | | | | LUT-x- | DATA | | | |
| | R/W-0h | | | | | | | | | | | R/\ | N | | |

表 7-32. LUT-X-DATA Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|------|-------------|------|-------|------------------------|
| 15-4 | RESERVED | R/W | 000h | Always write 000h. |
| 3-0 | LUT-0-DATA | R/W | 0h | Look-up table data 0. |
| 3-0 | LUT-1-DATA | R/W | 1h | Look-up table data 1. |
| 3-0 | LUT-2-DATA | R/W | 2h | Look-up table data 2. |
| 3-0 | LUT-3-DATA | R/W | 3h | Look-up table data 3. |
| 3-0 | LUT-4-DATA | R/W | 4h | Look-up table data 4. |
| 3-0 | LUT-5-DATA | R/W | 5h | Look-up table data 5. |
| 3-0 | LUT-6-DATA | R/W | 6h | Look-up table data 6. |
| 3-0 | LUT-7-DATA | R/W | 7h | Look-up table data 7. |
| 3-0 | LUT-8-DATA | R/W | 8h | Look-up table data 8. |
| 3-0 | LUT-9-DATA | R/W | 9h | Look-up table data 9. |
| 3-0 | LUT-10-DATA | R/W | Ah | Look-up table data 10. |
| 3-0 | LUT-11-DATA | R/W | Bh | Look-up table data 11. |
| 3-0 | LUT-12-DATA | R/W | Ch | Look-up table data 12. |
| 3-0 | LUT-13-DATA | R/W | Dh | Look-up table data 13. |
| 3-0 | LUT-14-DATA | R/W | Eh | Look-up table data 14. |
| 3-0 | LUT-15-DATA | R/W | Fh | Look-up table data 15. |

7.6.18 LOOP-WAIT Register (SRAM address = 35h) [reset = 0000h]

注

This register address is mapped to SRAM. Use the SRAM-CONFIG and SRAM-DATA registers to read and write.

図 7-34. LOOP-WAIT Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|----|----|----|----|----|---|---|---|---|-----|---------|---------|---|---|---|
| RESERVED | | | | | | | | | | LOC | P-REFRI | ESH | | | |
| R/W-000h | | | | | | | | | | | | R/W-00h | | | |

表 7-33. LOOP-WAIT Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|------|--------------|------|-------|---|
| 15-5 | RESERVED | R/W | 000h | Always write 000h. |
| 4-0 | LOOP-REFRESH | R/W | 00h | Additional delay between the comparator output and the GPO change, as calculated by \vec{x} 4 in seconds. |

Copyright © 2023 Texas Instruments Incorporated



8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The DAC539E4W is a quad-channel, buffered, force-sense output, voltage-output smart DAC that includes an NVM and internal reference, and is available in a tiny 1.75-mm × 1.75-mm package. The device is configured as an application-specific, LUT based standalone fault-management controller. The four DAC channels are configured as programmable comparators (CMPx), each with an independently configured 10-bit threshold. The four comparator outputs control an internal LUT to configure four GPOs. The LUT values and comparator thresholds are programed using I²C or SPI and stored in the NVM. The GPOs are multiplexed with the digital communication pins. The MODE pin determines whether the device is in programming or standalone mode.

8.2 Typical Application





This design uses the DAC539E4W to monitor four analog input voltages and output a 4-bit fault code on the GPO pins based on a 16-position LUT. The DAC539E4W output buffers have an exposed feedback path through the analog input (AINx) pins which act as the voltage input to the comparators. The DAC outputs are connected to the non-inverting inputs of the output buffers and set the user programmable comparator thresholds. Use this circuit to communicate faults in applications such as cordless power tools, vacuum robots, air purifiers, and humidifiers. \boxtimes 8-1 shows an example schematic for this application. This schematic connects the AINx and OUTx pins so that the layout can be routed as shown in \boxtimes 8-3. This layout strategy removes the need for vias-in-pad and a multilayer board, thereby reducing manufacturing costs; an excellent feature for cost-sensitive applications.

8.2.1 Design Requirements

| PARAMETER | VALUE | | | | | | | |
|---------------|---------------------------|--|--|--|--|--|--|--|
| Threshold 0 | 1 V | | | | | | | |
| Threshold 1 | 2 V | | | | | | | |
| Threshold 2 | 3 V | | | | | | | |
| Threshold 3 | 4 V | | | | | | | |
| Loop refresh | 41 ms | | | | | | | |
| Fault outputs | See look-up table (表 8-3) | | | | | | | |

表 8-1. Design Parameters

8.2.2 Detailed Design Procedure

The GPO pins are open drain outputs. These pins must be pulled up to the desired IO voltage using external resistors.

This example connects the AINx and OUTx pins to simplify routing. The OUTx pins must be disabled as the comparator outputs by setting the CMP-x-OUT-EN bit to 0 in the DAC-x-VOUT-CMP-CONFIG register, which is the default setting.

Use ± 5 to calculate the threshold codes stored in DAC-x-DATA.

$$THRESHOLD = \frac{V_{THLD} \times 2^{N}}{V_{REF} \times GAIN}$$
(5)

The DAC539E4W is a 10-bit device, which means the maximum DAC code is 1023d. For a 1-V V_{THLD}, DAC-0-DATA is calculated by \pm 6.

$$THRESHOLD = \frac{1V \times 2^{10}}{5V} = 204.8d$$
(6)

This result is rounded up to 205d (0x0CD). 表 8-2 lists the codes for the remaining threshold values.

| THRESHOLD VOLTAGE | DAC-x-DATA[9:0] |
|-------------------|-----------------|
| 1 V | 0x0CD |
| 2 V | 0x19A |
| 3 V | 0x266 |
| 4 V | 0x333 |

表 8-2. Threshold Codes



The AINx inputs are connected to the inverting input of the output buffer, and the threshold voltage is connected to the non-inverting input. By default, the comparator output is high when the voltage on AINx is lower than the threshold voltage. This example inverts the comparator outputs by setting the CMP-x-INV-EN bit in the DAC-x-VOUT-CMP-CONFIG register to 1.

By default the AINx inputs are high-impedance and the input voltage range is limited. This example sets the CMP-x-HIZ-IN-DIS bit in the DAC-x-VOUT-CMP-CONFIG register to 1 to connect the AINx inputs to a finite impedance. The input voltage range is 0 to V_{REF}×Gain.

表 7-1 shows the LUT configuration used in this example. This example application uses four different error codes, including 0b0000 representing no error. When the CMP0 and CMP1 outputs are high, the GPOs output 0b0011. When CMP2 is high, the GPOs output 0b0100. When all comparator outputs are high, the GPOs output 0b1111. All other conditions output 0b0000. 表 8-3 shows the LUT settings for this example.

+ - - -

| 表 8-3. Comparator Input to GPO LUI | | | | | | | | |
|--|-----------------------------------|--|--|--|--|--|--|--|
| COMPARATOR OUTPUT STATUS CMP3, CMP2, CMP1, CMP0 | OUTPUTS GPO3, GPO2, GPO1, GPO0 | | | | | | | |
| 060000 | LUT-0-DATA: 0b0000 | | | | | | | |
| 0b0001 | LUT-1-DATA: 0b0000 | | | | | | | |
| 0b0010 | LUT-2-DATA: 0b0000 | | | | | | | |
| 0b0011 | LUT-3-DATA: 0b0011 | | | | | | | |
| 0b0100 | LUT-4-DATA: 0b0100 | | | | | | | |
| 0b0101 | LUT-5-DATA: 0b0100 | | | | | | | |
| 0b0110 | LUT-6-DATA: 0b0100 | | | | | | | |
| 0b0111 | LUT-7-DATA: 0b0100 | | | | | | | |
| 0b1000 | LUT-8-DATA: 0b0000 | | | | | | | |
| 0b1001 | LUT-9-DATA: 0b0000 | | | | | | | |
| 0b1010 | LUT-10-DATA: 0b0000 | | | | | | | |
| 0b1011 | LUT-11-DATA: 0b0000 | | | | | | | |
| 0b1100 | LUT-12-DATA: 0b0100 | | | | | | | |
| 0b1101 | LUT-13-DATA: 0b0100 | | | | | | | |
| 0b1110 | LUT-14-DATA: 0b0100 | | | | | | | |
| 0b1111 | LUT-15-DATA: 0b1111 | | | | | | | |



The CMPx outputs are read and the GPOs updated in a continuous loop. A loop refresh delay can be used to decrease the frequency of the loop to avoid any switching noise on the outputs as the voltage on the AINx pins settle. The timer is 5 bits and is stored in the LOOP-WAIT SRAM register. Use \pm 4 to calculate the delay. Set the LOOP-REFRESH code to 19d for a 41-ms delay.

Follow these guidelines to set up the registers on the DAC539E4W:

- Stop the state machine before updating the application parameters by writing 0 to the STATE-MACHINE-CONFIG0 register.
- Set all of the application parameters shown in 表 8-4. These locations must be used to save the settings in the NVM.
- LUT locations LUT-0-DATA, LUT-1-DATA, and LUT-15-DATA correspond to CMP3, CMP2, CMP1, and CMP0 equaling 0b0000, 0b0001, and 0b1111, respectively.
- Configure the reference for all channels in the DAC-x-VOUT-CMP-CONFIG register. Configure each channel to operate in comparator mode by setting the CMP-x-EN bit to 1 in the same register.
- Power on the comparator outputs using the COMMON-CONFIG register.
- Set the DEVICE-MODE-CONFIG register to 0x8040.
- Start the state machine by writing 0003h to the STATE-MACHINE-CONFIGO.
- Trigger an NVM write by setting the NVM-PROG bit in the COMMON-TRIGGER register (0x20) to 1.

| REGISTER NAME | ADDRESS [BITS] | ADDRESS LOCATION | | | | | | |
|-----------------------|------------------|------------------|--|--|--|--|--|--|
| DAC-0-DATA | 0x21[15:6] | SRAM | | | | | | |
| DAC-1-DATA | 0x22[15:6] | SRAM | | | | | | |
| DAC-2-DATA | 0x23[15:0] | SRAM | | | | | | |
| DAC-3-DATA | 0x24[15:6] | SRAM | | | | | | |
| LUT-0-DATA | 0x25[3:0] | SRAM | | | | | | |
| LUT-1-DATA | 0x26[3:0] | SRAM | | | | | | |
| LUT-2-DATA | 0x27[3:0] | SRAM | | | | | | |
| LUT-3-DATA | 0x28[3:0] | SRAM | | | | | | |
| LUT-4-DATA | 0x29[3:0] | SRAM | | | | | | |
| LUT-5-DATA | 0x2A[3:0] | SRAM | | | | | | |
| LUT-6-DATA | 0x2B[3:0] | SRAM | | | | | | |
| LUT-7-DATA | 0x2C[3:0] | SRAM | | | | | | |
| LUT-8-DATA | 0x2D[3:0] | SRAM | | | | | | |
| LUT-9-DATA | 0x2E[3:0] | SRAM | | | | | | |
| LUT-10-DATA | 0x2F[3:0] | SRAM | | | | | | |
| LUT-11-DATA | 0x30[3:0] | SRAM | | | | | | |
| LUT-12-DATA | 0x31[3:0] | SRAM | | | | | | |
| LUT-13-DATA | 0x32[3:0] | SRAM | | | | | | |
| LUT-14-DATA | 0x33[3:0] | SRAM | | | | | | |
| LUT-15-DATA | 0x34[3:0] | SRAM | | | | | | |
| LOOP-WAIT | 0x35[3:0] | SRAM | | | | | | |
| DAC-0-VOUT-CMP-CONFIG | 0x03[12:10][4:0] | Register | | | | | | |
| DAC-1-VOUT-CMP-CONFIG | 0x09[12:10][4:0] | Register | | | | | | |
| DAC-2-VOUT-CMP-CONFIG | 0x0F[12:10][4:0] | Register | | | | | | |
| DAC-3-VOUT-CMP-CONFIG | 0x15[12:10][4:0] | Register | | | | | | |
| COMMON-CONFIG | 0x1F[15:0] | Register | | | | | | |
| DEVICE-MODE-CONFIG | 0x25[15:0] | Register | | | | | | |
| STATE-MACHINE-CONFIG0 | 0x27[2:0] | Register | | | | | | |
| | | | | | | | | |

表 8-4. Application Parameters

Only the bits listed in the address column of $\frac{1}{8}$ 8-4 are saved in NVM and used in the state machine. For example, only bits 12 to 10, and 4 to 0 are saved in NVM for the DAC-X-VOUT-CMP-CONFIG registers.





The pseudocode for this application example is as follows:

//SYNTAX: WRITE <REGISTER NAME (REGISTER ADDRESS)>, <MSB DATA>, <LSB DATA> //Pull MODE pin low to enter programming mode//SYNTAX: WRITE <REGISTER NAME(Hex Code)>, <MSB DATA>, <LSB DATA> //Stop the state machine WRITE STATE-MACHINE-CONFIG(0x27), 0x00, 0x03 //Set the comparator thresholds WRITE DAC-0-DATA(SRAM 0x21), 0x33, 0x40 WRITE DAC-1-DATA(SRAM 0x22), 0x66, 0x80 WRITE DAC-2-DATA(SRAM 0x23), 0x99, 0x80 WRITE DAC-3-DATA(SRAM 0x24), 0xCC, 0xC0 //Set the LUT values WRITE LUT-0-DATA(SRAM 0x25), 0x00, 0x00 WRITE LUT-1-DATA(SRAM 0x26), 0x00, 0x00 WRITE LUT-2-DATA(SRAM 0x27), 0x00, 0x00 WRITE LUT-3-DATA(SRAM 0x28), 0x00, 0x03 0x00, 0x04 WRITE LUT-4-DATA (SRAM 0x29), WRITE LUT-5-DATA(SRAM 0x2A), 0x00, 0x04 WRITE LUT-6-DATA(SRAM 0x2B), 0x00, 0x04 WRITE LUT-7-DATA (SRAM 0x2C), 0x00, 0x04 WRITE LUT-8-DATA(SRAM 0x2D), WRITE LUT-8-DATA(SRAM 0x2D), 0x00, 0x00 WRITE LUT-9-DATA(SRAM 0x2E), 0x00, 0x00 WRITE LUT-10-DATA(SRAM 0x2F), 0x00, 0x00 WRITE LUT-11-DATA(SRAM 0x30), 0x00, 0x03 WRITE LUT-12-DATA(SRAM 0x31), 0x00, 0x04 WRITE LUT-13-DATA(SRAM 0x32), 0x00, 0x04 WRITE LUT-14-DATA(SRAM 0x33), 0x00, 0x04 WRITE LUT-15-DATA(SRAM 0x34), 0x00, 0x0F //Set the loop refresh setting for 41 ms WRITE LOOP-WAIT(SRAM 0x35), 0x00, 0x13 //Set the channel 0 reference to VDD and enable comparator mode WRITE DAC-0-VOUT-CMP-CONFIG(0x03), 0x04, 0x07 //Set channel 1 reference to VDD and enable comparator mode WRITE DAC-1-VOUT-CMP-CONFIG(0x09), 0x04, 0x07 //Set channel 2 reference to VDD and enable comparator mode WRITE DAC-2-VOUT-CMP-CONFIG(0x0F), 0x04, 0x07 //Set channel 3 reference to VDD and enable comparator mode WRITE DAC-3-VOUT-CMP-CONFIG(0x15), 0x04, 0x07 //Power on the DAC channels WRITE COMMON-CONFIG(0x1F), 0x02, 0x49 //Set the device mode (this is the device default) WRITE DEVICE-MODE-CONFIG(0x25), 0x80, 0x40 //Start the state machine WRITE STATE-MACHINE-CONFIGO(0x27), 0x00, 0x03 //Save settings to NVM WRITE COMMON-TRIGGER(0x20), 0x00, 0x02 //Pull the MODE pin high to enter standalone mode

8.2.3 Application Curve





8.3 Power Supply Recommendations

The DAC539E4W family of devices does not require specific power-supply sequencing. These devices require a single power supply, V_{DD} . However, make sure the external voltage reference is applied after VDD. Use a 0.1- μ F decoupling capacitor for the V_{DD} pin. Use a bypass capacitor with a value approximately 1.5 μ F for the CAP pin.

8.4 Layout

8.4.1 Layout Guidelines

The DAC539E4W pin configuration separates the analog, digital, and power pins for an optimized layout. For signal integrity, separate the digital and analog traces, and place decoupling capacitors close to the device pins.

8.4.2 Layout Example



Note: The ground and power planes have been omitted for clarity.



9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更 新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週 受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

9.2 サポート・リソース

TI E2E[™] サポート ・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅 速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必 要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様 を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してくださ い。

9.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

9.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適 切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがありま す。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.5 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| DAC539E4YBHR | ACTIVE | DSBGA | YBH | 16 | 3000 | RoHS & Green | SNAGCU | Level-1-260C-UNLIM | -40 to 125 | DAC 539E4 | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

YBH0016



PACKAGE OUTLINE

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.



YBH0016

EXAMPLE BOARD LAYOUT

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

 Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



YBH0016

EXAMPLE STENCIL DESIGN

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated