

# CDCI6214 PCIe 対応、4つのプログラム可能出力と EEPROM 搭載の超低消費電力クロックジェネレータ

## 1 特長

- 1つの構成可能な高性能、低消費電力 PLL と 4つのプログラム可能出力
- RMS ジッタ性能
  - SSC なしで PCIe Gen1、Gen2、Gen3、Gen4 をサポート
- 消費電力 (標準値): 150mW (1.8V 時)<sup>(2)</sup>
- ユニバーサル クロック入力
  - 差動 AC 結合または LVCMOS: 1MHz~250MHz
  - 水晶振動子: 8MHz~50MHz
- 柔軟な出力周波数
  - 44.1kHz~350MHz
  - グリッチなしの出力分周器スイッチング
- 4つの出力を独立に構成可能
  - LVCMOS、LVDS、HCSL
  - シングをプログラム可能な差動 AC 結合 (LVDS、CML、LVPECL 互換)
- 完全に統合された PLL、構成可能なループ帯域幅: 100kHz~3MHz
- 単一電源または複数電源による動作 (レベル変換用): 1.8V、2.5V、3.3V
- GPIO を構成可能
  - ステータス信号
  - 最大 4つの個別の出力イネーブル
  - 出力分周器の同期
- 柔軟な構成オプション
  - I<sup>2</sup>C 互換インターフェイス: 最高 400kHz
  - 2つのページと外部選択ピンを持つ内蔵 EEPROM
- 100Ω のシステムのみをサポート
- 産業用温度範囲: -40°C~85°C
- 小さい占有面積: 24ピン VQFN (4mm × 4mm)

## 2 アプリケーション

- PCIe Gen 1、2、3、4 のクロック処理
- 1G/10G イーサネット スイッチ、NIC、アクセラレータ
- テストおよび測定、ハンドヘルド機器
- プリンタ複合機
- 放送用インフラストラクチャ

## 3 概要

CDCI6214 デバイスは、超低消費電力のクロックジェネレータです。このデバイスは位相ロック ループに対して 2つの独立した基準入力を選択でき、構成可能な差動出力チャンネルに最大 4つの異なる周波数を生成でき、基準クロックを LVCMOS 出力チャンネルにコピーすることもできます。

4つの出力チャンネルには、それぞれの構成可能な整数分周器があります。これにより、出力多重化と合わせて最大 5つの異なる周波数が得られます。クロック分配分周器は決定論的な方法でリセットされるため、クリーンなクロックゲート処理とグリッチのない更新能力が得られます。柔軟なパワーダウン オプションにより、デバイスの消費電力がアクティブとスタンバイの両方の動作で最小になるよう、最適化できます。4つの 156.25MHz LVDS 出力について、標準の消費電力は 1.8V において 150mW です。標準的な RMS ジッタは 100MHz HCSL 出力について 386fs で、PCIe アプリケーションのシステム マージンが拡張されます。


CDCI6214 は、I<sup>2</sup>C 互換のシリアル インターフェイスおよび内蔵 EEPROM によりアクセスできる内部レジスタを使用して構成されています。

CDCI6214 を使用すると、1つの基準クロックで動作する高性能クロック ツリーを非常に低い消費電力と小さなフットプリントで実現できます。CDCI6214 の EEPROM は工場出荷時またはユーザーがプログラム可能で、使いやすく即座にオンになる低消費電力クロック供給機能として設計されています。

### パッケージ情報

部品番号	パッケージ <sup>(1)</sup>	パッケージ サイズ <sup>(3)</sup>
CDCI6214	RGE (VQFN, 24)	4.00mm × 4.00mm

- 供給されているすべてのパッケージについては、[セクション 13](#) を参照してください。
- 4つの LVDS 出力、156.25MHz、水晶振動子を基準として使用。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピンも含まれます。



Copyright © 2017, Texas Instruments Incorporated

### アプリケーション例 CDCI6214



## Table of Contents

<b>1 特長</b> .....	1	6.22 Timing Requirements, I <sup>2</sup> C-Compatible Serial Interface (SDA/GPIO2, SCL/GPIO3).....	11
<b>2 アプリケーション</b> .....	1	6.23 Power Supply Characteristics.....	12
<b>3 概要</b> .....	1	6.24 Typical Characteristics.....	12
<b>4 Device Comparison</b> .....	3	<b>7 Parameter Measurement Information</b> .....	14
<b>5 Pin Configuration and Functions</b> .....	3	7.1 Parameters.....	14
<b>6 Specifications</b> .....	5	<b>8 Detailed Description</b> .....	18
6.1 Absolute Maximum Ratings.....	5	8.1 Overview.....	18
6.2 ESD Ratings.....	5	8.2 Functional Block Diagram.....	18
6.3 Recommended Operating Conditions.....	5	8.3 Feature Description.....	19
6.4 Thermal Information.....	5	8.4 Device Functional Modes.....	27
6.5 EEPROM Characteristics.....	6	8.5 Programming.....	28
6.6 Reference Input, Single-Ended and Differential Mode Characteristics (REFP, REFN, FB_P, FB_N).....	6	<b>9 Application and Implementation</b> .....	38
6.7 Reference Input, Crystal Mode Characteristics (XIN, XOUT).....	6	9.1 Application Information.....	38
6.8 General-Purpose Input and Output Characteristics (GPIO[4:1], SYNC/RESETN).....	6	9.2 Typical Applications.....	38
6.9 Triple Level Input Characteristics (EEPROMSEL, REFSEL).....	7	9.3 Do's and Don'ts.....	42
6.10 Reference Mux Characteristics.....	7	9.4 Initialization Setup.....	42
6.11 Phase-Locked Loop Characteristics.....	7	9.5 Power Supply Recommendations.....	44
6.12 Closed-Loop Output Jitter Characteristics.....	8	9.6 Layout.....	44
6.13 Output Mux Characteristics.....	8	<b>10 Register Maps</b> .....	47
6.14 LVCMOS Output Characteristics.....	8	10.1 CDCI6214 Registers.....	47
6.15 HCSL Output Characteristics.....	9	10.2 EEPROM Map.....	101
6.16 LVDS DC-Coupled Output Characteristics.....	9	<b>11 Device and Documentation Support</b> .....	105
6.17 Programmable Differential AC-Coupled Output Characteristics.....	10	11.1 Device Support.....	105
6.18 Output Skew and Delay Characteristics.....	10	11.2 ドキュメントの更新通知を受け取る方法.....	105
6.19 Output Synchronization Characteristics.....	10	11.3 サポート・リソース.....	105
6.20 Timing Characteristics.....	11	11.4 Trademarks.....	105
6.21 I <sup>2</sup> C-Compatible Serial Interface Characteristics (SDA/GPIO2, SCL/GPIO3).....	11	11.5 静電気放電に関する注意事項.....	105
		11.6 用語集.....	105
		<b>12 Revision History</b> .....	105
		<b>13 Mechanical, Packaging, and Orderable Information</b> .....	107

## 4 Device Comparison

表 4-1. Device Comparison

IDENTIFIER	REFERENCE INPUTS	ORDERABLE PART NUMBER	CHANNEL DIVIDER	CLOCK OUTPUTS	GENERAL-PURPOSE PINS	OUTPUT POWER SUPPLY PINS
CDCI6214	2	CDCI6214RGER	Integer	4 + 1	4	2
CDCI6214-Q1	2	CDCI6214TRGERQ1	Integer	4 + 1	4	2
CDCI6212	2	CDCI6212RGER	Integer	2 + 1	2	2

## 5 Pin Configuration and Functions




図 5-1. RGE Package 24-Pin VQFN Top View

表 5-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
XOUT/FB_P	1	IO	Crystal Driver Output / LVCMOS Input / Differential Positive Reference
XIN/FB_N	2	I	Crystal Input / Differential Negative Reference
VDDREF	3	P	Power Supply Pin for Input Path, Digital and EEPROM
REFSEL	4	I	Manual Reference Selection MUX for PLL, $R_{PU} = 50 \text{ k}\Omega$ , $R_{PD} = 50 \text{ k}\Omega$
REFP	5	I	Differential Positive Reference
REFN	6	I	Differential Negative Reference
Y0	7	O	Output 0 Pin
RESETN/SYNC	8	I	Chip Reset. Alternatively, Output Divider Sync, $R_{PU} = 50 \text{ k}\Omega$ <sup>(1)</sup>
Y4N	9	O	Output 4 Negative Pin
Y4P	10	O	Output 4 Positive Pin
OE/GPIO4	11	IO	Global output enable (default) or programmable GPIO, $R_{PU} = 50 \text{ k}\Omega$ <sup>(1)</sup>
SCL/GPIO3	12	IO	Serial interface clock (default) or programmable GPIO
Y3N	13	O	Output 3 Negative Pin
Y3P	14	O	Output 3 Positive Pin
VDDO34	15	P	Power Supply for Outputs 3 and 4
VDDO12	16	P	Power Supply for Outputs 1 and 2
Y2N	17	O	Output 2 Negative Pin
Y2P	18	O	Output 2 Positive Pin

表 5-1. Pin Functions (続き)

PIN		TYPE	DESCRIPTION
NAME	NO.		
SDA/GPIO2	19	IO	Serial interface data (default) or programmable GPIO
STATUS/GPIO1	20	IO	Status (default) or programmable GPIO, $R_{PU} = 50\text{ k}\Omega$ <sup>(1)</sup>
Y1N	21	O	Output 1 Negative Pin
Y1P	22	O	Output 1 Positive Pin
EEPROMSEL	23	I	EEPROM Page Mode Select, $R_{PU} = 50\text{ k}\Omega$ , $R_{PD} = 50\text{ k}\Omega$ <sup>(1)</sup>
VDDVCO	24	P	Power Supply Pin for VCO / PLL
GND	25	G	Ground, Thermal Pad

(1)  $R_{PU}$  is an internal pullup resistor.  $R_{PD}$  is an internal pulldown resistor.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
VDDREF, VDDVCO, VDDO12, VDDO34	Supply voltage	-0.3	3.65	V
XIN/FB_P, XOUT/FB_N, REFP, REFN	Input voltage	-0.3	VDDREF + 0.3	V
STATUS/GPIO1, SDA/GPIO2, SCL/GPIO3, OE/GPIO4, REFSEL, EEPROMSEL, RESETN/SYNC	Input voltage	-0.3	VDDREF + 0.3	V
Y0, Y1P, Y1N, Y2P, Y2N, Y3P, Y3N, Y4P, Y4N	Output voltage	-0.3	VDDO_x + 0.3	V
STATUS/GPIO1, SDA/GPIO2, SCL/GPIO3, OE/GPIO4	Output voltage	-0.3	VDDREF + 0.3	V
T <sub>J</sub>	Junction temperature		125	°C
T <sub>stg</sub>	Storage temperature		150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VDDREF, VDDVCO	Core supply voltage <sup>(1)</sup>	1.71		3.465	V
VDDO1	Output supply voltage	1.71		3.465	V
VDDO2	Output supply voltage	1.71		3.465	V
VDDO3	Output supply voltage	1.71		3.465	V
VDDO4	Output supply voltage	1.71		3.465	V
T <sub>A</sub>	Ambient temperature	-40°C		85	°C

- (1) VDDREF and VDDVCO must be powered from the same supply voltage.

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		RGE (VQFN)	UNIT
		24 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	39.5	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	29.5	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	16.9	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.6	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.4	°C/W

THERMAL METRIC <sup>(1)</sup>		RGE (VQFN)	UNIT
		24 PINS	
$\Psi_{JB}$	Junction-to-board characterization parameter	16.8	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 EEPROM Characteristics

VDDVCO, VDDO12, VDDO34, VDDREF = 1.8 V  $\pm$ 5%, 2.5 V  $\pm$ 5%, 3.3 V  $\pm$ 5% and  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$n_{EEcyc}$	EEPROM programming cycles	each word		10,000	cycles
$t_{EEret}$	EEPROM data retention		10		years

## 6.6 Reference Input, Single-Ended and Differential Mode Characteristics (REFP, REFN, FB\_P, FB\_N)

VDDVCO, VDDO12, VDDO34, VDDREF = 1.8 V  $\pm$ 5%, 2.5 V  $\pm$ 5%, 3.3 V  $\pm$ 5% and  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{IN\_Ref}$	Reference frequency	1		250	MHz
$V_{IH}$	Input high voltage	LVC MOS input buffer	$0.8 \times V_{DDREF}$		V
$V_{IL}$	Input low voltage	LVC MOS input buffer		$0.2 \times V_{DDREF}$	V
$V_{IN\_DIFF}$	Differential input voltage swing, peak-to-peak	VDDREF = 2.5 V or 3.3 V, AC-coupled differential input buffer	0.5	1.6	V
$V_{IN\_DIFF}$	Differential input voltage swing, peak-to-peak	VDDREF = 1.8 V, AC-coupled differential input buffer	0.5	1.0	V
$dV_{IN}/dT$	Input slew rate	20% – 80%	3		V/ns
IDC	Input duty cycle		40%	60%	
$C_{IN\_XOUT}/FB\_P$	Input capacitance	No xtal active, on-chip load disabled, at $25^\circ\text{C}$	7		pF
$C_{IN\_XIN}/FB\_P$	Input capacitance	No xtal active, on-chip load disabled, at $25^\circ\text{C}$	5		pF
$C_{IN\_REF}$	Input capacitance	at $25^\circ\text{C}$	5		pF

## 6.7 Reference Input, Crystal Mode Characteristics (XIN, XOUT)

VDDVCO, VDDO12, VDDO34, VDDREF = 1.8 V  $\pm$ 5%, 2.5 V  $\pm$ 5%, 3.3 V  $\pm$ 5% and  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{IN\_Xtal}$	Crystal frequency	Fundamental mode	8	50	MHz
$Z_{ESR}$	Crystal equivalent series resistance	A supported crystal is within	30	100	$\Omega$
$C_L$	Crystal load capacitance	Using on-chip load capacitance. A supported crystal is within.	5	8	pF
$P_{XTAL}$	Crystal tolerated drive power	A supported crystal tolerates up to	100		$\mu\text{W}$
$C_{XIN\_LOAD}$	On-Chip load capacitance	Programmable in typical 200-fF steps at room temp	3	9.1	pF
$DNL_{XIN\_LOAD}$	Differential non-linearity	at room temp		200	fF

## 6.8 General-Purpose Input and Output Characteristics (GPIO[4:1], SYNC/RESETN)

VDDVCO, VDDO12, VDDO34, VDDREF = 1.8 V  $\pm$ 5%, 2.5 V  $\pm$ 5%, 3.3 V  $\pm$ 5% and  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IH}$	Input high voltage	$0.8 \times V_{DDREF}$			V

VDDVCO, VDDO12, VDDO34, VDDREF = 1.8 V ±5%, 2.5 V ±5%, 3.3 V ±5% and T<sub>A</sub> = –40°C to 85°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IL</sub>	Input low voltage				0.2 × VDDREF	V
I <sub>IH</sub>	Input high level current	V <sub>IH</sub> = VDDREF		–0.02		μA
I <sub>IH</sub>	Input high level current	V <sub>IH</sub> = VDDREF, Pin 12, 19		0.004		μA
I <sub>IL</sub>	Input low level current	V <sub>IL</sub> = GND		–50		μA
I <sub>IL</sub>	Input low level current	V <sub>IL</sub> = GND, Pin 12, 19		–0.004		μA
dV <sub>IN</sub> /dT	Input slew rate	20% – 80%	0.5			V/ns
C <sub>IN_GPIO</sub>	Input Capacitance				10	pF
V <sub>OH</sub>	Output high voltage	only capacitive load	0.8 × VDDREF			V
V <sub>OL</sub>	Output low voltage	only capacitive load			0.2 × VDDREF	V
dV <sub>OUT</sub> /dT	Output slew rate	20% - 80%, at 10pF		0.3		V/ns
R <sub>PU</sub>	Pullup resistance	Pin 11, 20		77		kΩ

### 6.9 Triple Level Input Characteristics (EEPROMSEL, REFSEL)

VDDVCO, VDDO12, VDDO34, VDDREF = 1.8V ±5%, 2.5V ±5%, 3.3V ±5% and T<sub>A</sub> = –40°C to 85°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IH</sub>	Input high voltage		0.8 × VDDREF			V
V <sub>IM</sub>	Input mid voltage		0.41 × VDDREF	0.5 × VDDREF	0.58 × VDDREF	V
V <sub>IL</sub>	Input low voltage				0.2 × VDDREF	V
I <sub>IH</sub>	Input high level current	V <sub>IH</sub> = VDDREF		40		μA
I <sub>IM</sub>	Input mid level current	V <sub>IH</sub> = VDDREF/2		–1		μA
I <sub>IL</sub>	Input low level current	V <sub>IL</sub> = GND		–40		μA
t <sub>RIN</sub>	input slew rate	10% - 90%	50			ns
C <sub>IN_TRI</sub>					10	pF
R <sub>PDPU</sub>				64		kΩ

### 6.10 Reference Mux Characteristics

VDDVCO, VDDO12, VDDO34, VDDREF = 1.8 V ±5%, 2.5 V ±5%, 3.3 V ±5% and T<sub>A</sub> = –40°C to 85°C

PARAMETER <sup>(1)</sup>		TEST CONDITIONS	MIN	TYP	MAX	UNIT
L <sub>REF_MUX</sub>	Reference mux isolation	XIN = Crystal 25 MHz, REF = 27 MHz		89		dBc
L <sub>REF_MUX</sub>	Reference mux isolation	XIN = Crystal 25 MHz, REF = 24.576 MHz		78		dBc

(1) Mux isolation is defined as the attenuation relative to the carrier base harmonic as a positive dBc number.

### 6.11 Phase-Locked Loop Characteristics

VDDVCO, VDDO12, VDDO34, VDDREF = 1.8 V ±5%, 2.5 V ±5%, 3.3 V ±5% and T<sub>A</sub> = –40°C to 85°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>PFD</sub>	Phase detector frequency		1		100	MHz
f <sub>VCO</sub>	Voltage-controlled oscillator frequency		2400		2800	MHz
f <sub>BW</sub>	Configurable closed-loop PLL bandwidth	REF = 25 MHz	100		3000	kHz

VDDVCO, VDDO12, VDDO34, VDDREF = 1.8 V ±5%, 2.5 V ±5%, 3.3 V ±5% and T<sub>A</sub> = –40°C to 85°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>CLKDIST</sub>	Clock distribution frequency		400		700	MHz
K <sub>VCO</sub>	Voltage-controlled oscillator gain	f <sub>VCO</sub> = 2.4 GHz		62		MHz/V
K <sub>VCO</sub>	Voltage-controlled oscillator gain	f <sub>VCO</sub> = 2.5 GHz		62		MHz/V
K <sub>VCO</sub>	Voltage-controlled oscillator gain	f <sub>VCO</sub> = 2.8 GHz		92		MHz/V
ΔT <sub>CL</sub>	Allowable temperature drift for continuous lock	dT/dt ≤ 20 K / min			125	°C

## 6.12 Closed-Loop Output Jitter Characteristics

VDDVCO, VDDO12, VDDO34, VDDREF = 1.8 V ±5%, 2.5 V ±5%, 3.3 V ±5% and T<sub>A</sub> = –40°C to 85°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>RJ_CL</sub>	RMS phase jitter	int. Range from 10 kHz to 20 MHz , XIN = Crystal 25 MHz, Integer Output Divider, Y <sub>x</sub> = 156.25 MHz LVDS		500	750	fs
		int. Range from 10 kHz to 20 MHz , XIN = Crystal 25 MHz, Integer Output Divider, Y <sub>x</sub> = 100 MHz HCSL		386	800	fs
		PCIe Gen 3/4 Common Clock transfer functions applied, XIN = Crystal 25 MHz, Integer Output Divider, Y <sub>x</sub> = 100 MHz HCSL				500

## 6.13 Output Mux Characteristics

VDDVCO, VDDO12, VDDO34, VDDREF = 1.8 V ±5%, 2.5 V ±5%, 3.3 V ±5% and T<sub>A</sub> = –40°C to 85°C

PARAMETER <sup>(1)</sup>		TEST CONDITIONS	MIN	TYP	MAX	UNIT
L <sub>OUT_MUX</sub>	Output mux isolation	REF = 27 MHz, XIN = 25 MHz, VCO = 2500 MHz, PSFB = 4, Y <sub>ODD</sub> = 312.5 MHz, Y <sub>EVEN</sub> = 208.3 MHz, LVPECL		65		dBc
L <sub>OUT_MUX</sub>	Output mux isolation	REF = 27 MHz, XIN = 25 MHz, VCO = 2500 MHz, PSFB = 4, Y <sub>ODD</sub> = 312.5 MHz, Y <sub>EVEN</sub> = 250 MHz, LVPECL		63		dBc
L <sub>OUT_MUX</sub>	Output mux isolation	REF = 27 MHz, XIN = 25 MHz, VCO = 2500 MHz, PSFB = 4, Y <sub>ODD</sub> = 312.5 MHz, Y <sub>EVEN</sub> = 89.3 MHz, LVPECL		72		dBc
L <sub>OUT_MUX</sub>	Output mux isolation	REF = 27 MHz, XIN = 25 MHz, VCO = 2500 MHz, PSFB = 4, IODs = 312.5 MHz, Y <sub>x</sub> =BYPASS (XIN), LVPECL		64		dBc
L <sub>OUT_MUX</sub>	Output mux isolation	REF = 27 MHz, XIN = 25 MHz, VCO = 2500 MHz, PSFB = 4, Y <sub>ODD</sub> = 100 MHz, Y <sub>EVEN</sub> = 266.6 MHz, LVPECL		57		dBc

(1) Mux isolation is defined as the attenuation relative to the carrier base harmonic as a positive dBc number.

## 6.14 LVCMOS Output Characteristics

VDDVCO, VDDO12, VDDO34, VDDREF = 1.8 V ±5%, 2.5 V ±5%, 3.3 V ±5% and T<sub>A</sub> = –40°C to 85°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>O_LVCMOS</sub>	Output frequency	VDDO <sub>x</sub> = 2.5 V or 3.3 V, normal drive	0.1		350	MHz
f <sub>O_LVCMOS</sub>	Output frequency	VDDO <sub>x</sub> = 1.8 V, normal drive	0.1		250	MHz



VDDVCO, VDDO12, VDDO34, VDDREF = 1.8 V ±5%, 2.5 V ±5%, 3.3 V ±5% and T<sub>A</sub> = –40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH_LVCMOS</sub> Output high voltage	Normal mode, only capacitive load	0.8 × VDDREF			V
V <sub>OL_LVCMOS</sub> Output low voltage	Normal mode, only capacitive load		0.2 × VDDREF		V
V <sub>OH_LVCMOS</sub> Output high voltage	Slow mode, only capacitive load	0.7 × VDDREF			V
V <sub>OL_LVCMOS</sub> Output low voltage	Slow mode, only capacitive load		0.3 × VDDREF		V
R <sub>ON_LVCMOS</sub> Output impedance	Normal mode		28		Ω
R <sub>ON_LVCMOS</sub> Output impedance	Weak mode		80		Ω
L <sub>LVCMOS_100M</sub> Phase noise floor, single side band	f <sub>CARRIER</sub> = 100 MHz, f <sub>OFFSET</sub> = 10 MHz		–148		dBc/Hz

### 6.15 HCSL Output Characteristics

VDDVCO, VDDO12, VDDO34, VDDREF = 1.8 V ±5%, 2.5 V ±5%, 3.3 V ±5% and T<sub>A</sub> = –40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>O_HCSL</sub> Output frequency		0.1		350	MHz
V <sub>CM_HCSL</sub> Output common mode		0.2	0.34	0.55	V
V <sub>OD</sub> Differential output voltage	f <sub>O_HCSL</sub> = 100 MHz	0.4		1.0	V
V <sub>SS</sub> Differential output voltage, peak to peak	f <sub>O_HCSL</sub> = 100 MHz	0.8		2.0	V <sub>pp</sub>
V <sub>CROSS</sub> Absolute crossing point	R <sub>p</sub> = 49.9 Ω ±5%, f <sub>O_HCSL</sub> = 100 MHz	250		550	mV
ΔV <sub>CROSS</sub> Relative crossing point variation	w.r.t to average crossing point, f <sub>O_HCSL</sub> = 100 MHz		100		mV
dV/dt Slew rate for rising and falling edge	Differential, at V <sub>CROSS</sub> ±150 mV, f <sub>O_HCSL</sub> = 100 MHz <sup>(1)</sup>	1		4	V/ns
ΔdV/dt Slew rate matching	Single-ended, at V <sub>CROSS</sub> ±75 mV, f <sub>O_HCSL</sub> = 100 MHz <sup>(1)</sup>			20%	
ODC Output duty cycle	Not in PLL bypass mode	45%		55%	
R <sub>P</sub> Parallel termination	R <sub>p</sub> = 49.9 Ω ±5% required	45		55	Ω
L <sub>HCSL_100M</sub> Phase noise floor, single side band	f <sub>CARRIER</sub> = 100 MHz, f <sub>OFFSET</sub> = 10 MHz		–152		dBc/Hz

(1) PCIe test load slew rate

### 6.16 LVDS DC-Coupled Output Characteristics

VDDVCO, VDDO12, VDDO34, VDDREF = 1.8 V ±5%, 2.5 V ±5%, 3.3 V ±5% and T<sub>A</sub> = –40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>O_PRG_AC</sub> Output frequency		0.1		350	MHz
V <sub>CM</sub> Output common mode	VDDO_X = 2.5 V, 3.3 V, chx_lvds_cmtrim_inc = 2	1.125	1.2	1.375	V
V <sub>CM</sub> Output common mode	VDDO_X = 1.8 V, chx_lvds_cmtrim_inc = 2	0.8	0.9	1	V
V <sub>OD</sub> Differential output voltage	LVDS	0.25	0.3	0.45	V
t <sub>RF</sub> Output rise/fall times	LVDS (20% to 80%)		675		ps
ODC Output duty cycle	Not in PLL bypass mode	45%		55%	

VDDVCO, VDDO12, VDDO34, VDDREF = 1.8 V ±5%, 2.5 V ±5%, 3.3 V ±5% and T<sub>A</sub> = –40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L <sub>LVDS_DC_100M</sub> Phase noise floor, single side band	f <sub>CARRIER</sub> = 100MHz, f <sub>OFFSET</sub> = 10MHz		–152		dBc/Hz

## 6.17 Programmable Differential AC-Coupled Output Characteristics

VDDVCO, VDDO12, VDDO34, VDDREF = 1.8 V ±5%, 2.5 V ±5%, 3.3 V ±5% and T<sub>A</sub> = –40°C to 85°C and AC-coupled outputs

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>O_PRG_AC</sub> Output frequency		0.1		350	MHz
V <sub>OD</sub> Differential output voltage	LVDS-like		0.45		V
V <sub>OD</sub> Differential output voltage	CML-like		0.8		V
V <sub>OD</sub> Differential output voltage	LVPECL-like		0.9		V
t <sub>RF</sub> Output rise/fall times	LVDS-like (20% to 80%)		675		ps
t <sub>RF</sub> Output rise/fall times	CML-like (20% to 80%)		520		ps
t <sub>RF</sub> Output rise/fall times	LVPECL-like (20% to 80%)		500		ps
ODC Output duty cycle	Not in PLL bypass mode	45%		55%	
L <sub>DIFF_AC_100M</sub> Phase noise floor, single side band	f <sub>CARRIER</sub> = 100 MHz, f <sub>OFFSET</sub> = 10 MHz		–152		dBc/Hz

## 6.18 Output Skew and Delay Characteristics

VDDVCO, VDDO12, VDDO34, VDDREF = 1.8 V ±5%, 2.5 V ±5%, 3.3 V ±5% and T<sub>A</sub> = –40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>SK_HCSL</sub> Skew between HCSL	Y[4:1] = HCSL, f <sub>OY[4:1]</sub> = 100 MHz		140		ps
t <sub>SK_DIFFAC</sub> Skew between progr. differential AC	Y[4:1] = programmable output swing, f <sub>OY[4:1]</sub> = 100 MHz		150		ps
t <sub>SK_LVCMOS</sub> Skew between LVCMOS	Y[4:1] = LVCMOS, f <sub>OY[4:1]</sub> = 100 MHz		100		ps
t <sub>SK_LVCMOS_BYP</sub> Skew between LVCMOS to Bypass	Y[4:0] = LVCMOS, f <sub>OY[4:0]</sub> = 100 MHz		3		ns
t <sub>PD_ZDM</sub> Propagation delay	REF = 67 MHz, VCO = 2680 MHz, PSFB = 4, PSA <sub>Y_ODD</sub> = 4, PSB <sub>Y_EVEN</sub> = 4, IOD <sub>Y_ODD</sub> = 10, IOD <sub>Y_EVEN</sub> = 10, Y <sub>P_ODD</sub> = Y <sub>N_ODD</sub> = IOD, in ext. ZDM, LVCMOS	–600		600	ps

## 6.19 Output Synchronization Characteristics

VDDVCO, VDDO12, VDDO34, VDDREF = 1.8 V ±5%, 2.5 V ±5%, 3.3 V ±5% and T<sub>A</sub> = –40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>SU_SYNC</sub> Setup time SYNC pulse	With respect to PLL reference rising edge at 100 MHz with R = 1	3			ns
t <sub>H_SYNC</sub> Hold time SYNC pulse	With respect to PLL reference rising edge at 100 MHz with R = 1			3	ns
t <sub>PWH_SYNC</sub> High pulse width for SYNC	With R = 1, at least 2 PFD periods + 24 feedback pre-scaler periods	60			ns
t <sub>PWL_SYNC</sub> Low pulse width for SYNC	With R = 1, at least 1 PFD period	6			ns
t <sub>EN</sub> Individual output enable time <sup>(1)</sup>	Tri-state to first rising edge, f <sub>Y[4:1]</sub> < 200 MHz		4		nCK
t <sub>DIS</sub> Individual output disable time <sup>(1)</sup>	Last falling edge to tri-state, f <sub>Y[4:1]</sub> < 200 MHz		4		nCK

(1) Output clock cycles of respective output channel. Global output enable handled by digital logic, additional propagation will be added.

## 6.20 Timing Characteristics

VDDVCO, VDDO12, VDDO34, VDDREF = 1.8 V ±5%, 2.5 V ±5%, 3.3 V ±5% and T<sub>A</sub> = -40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
t <sub>INIT</sub>	Initialization time <sup>(3)</sup>	Initialization time from POR to device releasing PLL outputs.			5	ms	
t <sub>VDD</sub>	Power supply ramp <sup>(1) (2)</sup>	Timing requirement for any VDD pin while RESETN = LOW			50	2000	µs

(1) RESETN pin should be LOW until VDD reaches 95% of final value. TI recommends adding a pullup resistor of 4.7 kΩ and a capacitance of 0.47 µF to Ground on RESETN pin to meet the POR timing requirement.

(2) After supply is settled within ±5% of target value, the initial rising edge on RESETN will start internal logic.

(3) t<sub>INIT</sub> = t<sub>ELOAD</sub> + t<sub>STAB</sub>

## 6.21 I<sup>2</sup>C-Compatible Serial Interface Characteristics (SDA/GPIO2, SCL/GPIO3)

VDDVCO, VDDO12, VDDO34, VDDREF = 1.8 V ±5%, 2.5 V ±5%, 3.3 V ±5% and T<sub>A</sub> = -40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
V <sub>IH</sub>	Input voltage, logic high	0.7 × VDDREF			V		
V <sub>IL</sub>	Input voltage, logic low	0.3 × VDDREF			V		
V <sub>HYS</sub>	Input Schmitt trigger hysteresis	VDDREF = 3.3 V, f <sub>SCL</sub> = 400 kHz			156	mV	
V <sub>HYS</sub>	Input Schmitt trigger hysteresis	VDDREF = 2.5 V, f <sub>SCL</sub> = 400 kHz			118	mV	
V <sub>HYS</sub>	Input Schmitt trigger hysteresis	VDDREF = 1.8 V, f <sub>SCL</sub> = 400 kHz			85	mV	
I <sub>IH</sub>	Input leakage current	VDDREF = 0.17 V..3.12 V			-10	10	µA
V <sub>OL</sub>	Low-level output voltage	At 3-mA sink current, VDDREF = 3.3 V - 5%			0.4	V	
V <sub>OL</sub>	Low-level output voltage	At 3-mA sink current, VDDREF = 2.5 V - 5%			0.4	V	
V <sub>OL</sub>	Low-level output voltage	At 2-mA sink current, VDDREF = 1.8 V - 5%			0.342	V	
I <sub>OL</sub>	Low-level output current	V <sub>OL</sub> = 0.4 V			3	mA	
C <sub>IN</sub>	Input capacitance				10	pF	

## 6.22 Timing Requirements, I<sup>2</sup>C-Compatible Serial Interface (SDA/GPIO2, SCL/GPIO3)

VDDVCO, VDDO12, VDDO34, VDDREF = 1.8 V ±5%, 2.5 V ±5%, 3.3 V ±5% and T<sub>A</sub> = -40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t <sub>PW_G</sub>	Pulse width of suppressed glitches				50	ns
f <sub>SCL</sub>	SCL clock frequency	Standard			100	kHz
f <sub>SCL</sub>	SCL clock frequency	Fast-mode			400	kHz
t <sub>SU_STA</sub>	Setup time start condition	SCL = V <sub>IH</sub> before SDA = V <sub>IL</sub>			0.6	µs
t <sub>H_STA</sub>	Hold time start condition	SCL = V <sub>IL</sub> after SCL = V <sub>IL</sub> . After this time, the first clock edge is generated.			0.6	µs
t <sub>SU_SDA</sub>	Setup time data	SDA valid after SCL = V <sub>IL</sub> , f <sub>SCL</sub> = 100 kHz			250	ns
t <sub>SU_SDA</sub>	Setup time data	SDA valid after SCL = V <sub>IL</sub> , f <sub>SCL</sub> = 400 kHz			100	ns
t <sub>H_SDA</sub>	Hold time data	SDA valid before SCL = V <sub>IH</sub>			0	µs
t <sub>PWH_SCL</sub>	Pulse width high, SCL	f <sub>SCL</sub> = 100 kHz			4	µs
t <sub>PWH_SCL</sub>	Pulse width high, SCL	f <sub>SCL</sub> = 400 kHz			0.6	µs
t <sub>PWL_SCL</sub>	Pulse width low, SCL	f <sub>SCL</sub> = 100 kHz			4.7	µs
t <sub>PWL_SCL</sub>	Pulse width low, SCL	f <sub>SCL</sub> = 400 kHz			1.3	µs

VDDVCO, VDDO12, VDDO34, VDDREF = 1.8 V  $\pm$ 5%, 2.5 V  $\pm$ 5%, 3.3 V  $\pm$ 5% and T<sub>A</sub> = –40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>OF</sub>	Output fall time			250	ns

## 6.23 Power Supply Characteristics


VDDVCO, VDDO12, VDDO34, VDDREF = 1.8 V  $\pm$ 5%, 2.5 V  $\pm$ 5%, 3.3 V  $\pm$ 5% and T<sub>A</sub> = –40°C to 85°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>DD_REF</sub>	Reference input current		4		mA
I <sub>DD_XIN</sub>	Crystal input current		2		mA
I <sub>DD_VCO</sub>	VCO and PLL current		13		mA
I <sub>DD_OUT</sub>	Output channel current		10		mA
I <sub>DD_IOD</sub>	Output integer divider current		2		mA
I <sub>DD_PDN</sub>	Power-down current		3		mA
I <sub>DD_TYP</sub>	Typical current		83		mA
L <sub>PSNR</sub>	Power supply noise rejection <sup>(1)</sup>		–56		dBc
L <sub>PSNR</sub>	Power supply noise rejection <sup>(1)</sup>		–46		dBc
L <sub>PSNR</sub>	Power supply noise rejection <sup>(1)</sup>		–49		dBc
L <sub>PSNR</sub>	Power supply noise rejection <sup>(1)</sup>		–69		dBc
L <sub>PSNR</sub>	Power supply noise rejection <sup>(1)</sup>		–74		dBc
L <sub>PSNR</sub>	Power supply noise rejection <sup>(1)</sup>		–73		dBc

(1) dBc with respect to output carrier frequency.


## 6.24 Typical Characteristics

VDDx = 1.8 V at room temperature



Reference: Crystal    Closed-Loop Phase Noise 100-MHz  
25 MHz                    HCSL from 2.4-GHz VCO

**図 6-1. 100-MHz Carrier**



Reference: Crystal    Closed-Loop Phase Noise 156.25-MHz  
25 MHz                    LVDS from 2.5-GHz VCO

**図 6-2. 156.25-MHz Carrier**

## 7 Parameter Measurement Information

### 7.1 Parameters

#### 7.1.1 Reference Inputs





图 7-1. Single-Ended LVCMOS Crystal Input



A. Applied signal has to stay within  $V_{IN\_DIFF}$  limits.

图 7-2. Differential AC-Coupled Input

#### 7.1.2 Outputs




图 7-3. LVCMOS Output




图 7-4. LVDS Output, DC-Coupled




図 7-5. LVDS Output AC-Coupled




図 7-6. Differential AC-Coupled (CML, LVPECL)






図 7-7. Differential Output Voltage and Rise/Fall Time

Differential Waveform HCSL




- A. Differential waveform created using math function in scope subtracting positive from negative output pin waveform:  $YxP - YxN$ .
- B. Slew rate measured using absolute  $\pm 150$  mV on the differential waveform. This correlates to the cross-point of the single ended positive and negative waveform.

図 7-8. HCSL, Differential Rise and Fall Time




7-9. HCSL, Slew Rate Variation




A. Measurement conducted using the single ended waveforms. Total variation of the crossing point of rising YxP and falling YxN edges.

7-10. HCSL, Delta Crossing Voltage



7-11. HCSL, Phase Noise Measurement



A. Measured using Tektronix DPO75902SX oscilloscope. Recommended to use an oscilloscope bandwidth setting of 4/8 GHz and vertical setting of 50mV/division. Data processed using Clock Jitter Tool: Ver:1.6.7.2.

7-12. HCSL PCIe Test Load Setup



### 7.1.3 Serial Interface




図 7-13. I<sup>2</sup>C Timing

### 7.1.4 Power Supply




図 7-14. PSNR Setup

**CDCI6214**


JAJSY3F – JULY 2017 – REVISED JANUARY 2024

**8 Detailed Description**

**8.1 Overview**

The CDCI6214 clock generator is a phase-locked loop with integrated loop filter and selectable input reference. The output of the integrated voltage-controlled oscillator (VCO) is connected to a clock distribution network, which includes multiple frequency dividers and feeds four output channels with configurable differential and single-ended output buffers.

**8.2 Functional Block Diagram**



**8-1. CDCI6214 Clock Generator With Four Outputs**

## 8.3 Feature Description


The following sections describe the individual blocks of the CDCI6214 ultra-low power clock generator.

### 8.3.1 Reference Block

A reference clock to the PLL is fed to pins 1 (XOUT/FB\_P) and 2 (XIN/FB\_N) or to pins 5 (REFP) and 6 (REFN). There are multiple input stages available to adapt to many clock references. The bit-field that controls the reference input type selection is [xin\\_inbuf\\_ctrl](#).

The reference mux selects the reference for the PLL and the PLL-bypass path. For debug purposes [ip\\_byp\\_mux](#) allows to connect the reference divider or doubler output to the clock distribution.

The buffers for the PLL-bypass path can be individually enabled and disabled using [ip\\_byp\\_en\\_ch\[4:1\]](#) and [ip\\_byp\\_en\\_y0](#).



**8-2. Reference Block**

#### 8.3.1.1 Input Stages

##### 8.3.1.1.1 Crystal Oscillator

The XIN and XOUT pins provide a crystal oscillator stage to drive a fundamental mode crystal in the range of 8 MHz to 50 MHz. The crystal input stage integrates a tunable load capacitor array up to 9 pF using [ip\\_xo\\_load](#). The drive capability of the oscillator is adjusted using [ip\\_xo\\_gm](#).

##### 8.3.1.1.2 LVCMOS

The LVCMOS input buffer threshold voltage follows VDDREF. This helps to use the device as a level shifter as the outputs have separate supplies.

##### 8.3.1.1.3 Differential AC-Coupled

The differential input stage has an internal bias generator and should only be used with AC-coupled reference inputs.

#### 8.3.1.2 Reference Mux

Either XIN or REF can be selected as reference to the PLL and clock distribution path. The reference mux is controlled using the REFSEL pin with [ref\\_mux\\_src](#) or the [ref\\_mux](#) bit-field with [ref\\_mux\\_src](#).

#### 8.3.1.3 Reference Divider

A reference divider can be used to divide higher input frequencies to the permitted PFD range. It supports division values of 1 to 255 using [ip\\_rdiv](#).

### 8.3.1.3.1 Doubler

The reference path contains a doubler circuit. It is used to double the input frequency and can be used to achieve the highest PFD update frequency of 100 MHz using a 50-MHz crystal. The doubler activates using `ip_rdiv = 0`.

### 8.3.1.4 Bypass-Mux

The input reference or the input to the PFD can be routed to the bypass path using `ip_byp_mux`.

### 8.3.1.5 Zero Delay, Internal and External Path

In zero delay mode the REF input clock is used as reference clock at the PFD. The FB\_P clock (LVCMOS) or FB\_P/N clock (differential) can be used to feed an external source as feedback clock to the PFD. The external feedback path is recommended for zero delay operation. Moreover there is an additional internal feedback path which is sourced by output channel 2.

**表 8-1. Zero Delay Operation**

Operation <sup>(1)</sup>	Reference					Feedback								
	REFSEL	ref_mux	ref_mux_s rc	ip_rdiv	ref_inbuf_ ctrl	xin_inbuf_ ctrl	zdm_mod e	zdm_clock sel	zdm_auto	pll_psfb	#none# pll_psa	pll_ndiv	ch2_iod_d iv <sup>(2)</sup>	
Normal PLL, XIN Reference	L	x	0	1	x	0	0	x	x	x	x	x	x	
Normal PLL, REF Reference	H	x	0	1	x	x	0	x	x	x	x	x	x	
Normal PLL, REF Reference	x	1	1	1	x	x	0	x	x	x	x	x	x	
Zero Delay, Internal Feedback	x	1	1	1	A	A	1	0	1	B	B	C	C	
Zero Delay, External Feedback	x	1	1	1	A	A	1	1	1	B	B	C	C	

(1) 'x' allows any possible bit-field value. An entry of 'A', 'B' or 'C' indicates the same bit-field value.

(2) For internal feedback channel 2 is required. For external feedback the output clock connected to FB\_P/N is recommended to have same settings as default PLL feedback path.

### 8.3.2 Phase-Locked Loop

The CDCI6214 contains a fully integrated phase-locked loop circuit. The error between a reference phase and an internal feedback phase is compared at the phase-frequency-detector. The comparison result is fed to a charge pump that is connected to an integrated loop filter. The control voltage resulting from the loop filter tunes an internal voltage-controlled oscillator (VCO). The frequency of the VCO is fed through a pre-scaler feedback divider (PSFB) and another feedback divider back to the PFD.

The PLL closed-loop bandwidth is configurable using registers PLL0, PLL1, and PLL2.

- Integer PLL
- PFD operates 1 MHz to 100 MHz
- Live Lock-Detector provides PLL lock status on status pin and bit `lock_det` (there is an additional sticky bit `unlock_s`)
- Integrated selectable loop filter components
- For 25-MHz PFD bandwidths between 100 kHz and 3000 kHz can be achieved to optimize PLL to input reference
- Voltage-Controlled Oscillator (VCO) tuning range of 2400 to 2800 MHz
- VCO is compatible to 0.5% spread spectrum (SSC) references at 100 MHz.




図 8-3. Phase-Locked Loop Circuit

表 8-2. Common Clock Generator Loop Filter Settings

f <sub>vco</sub> in MHz <sup>(1)</sup>	f <sub>PFD</sub> in MHz	BW in MHz	Phase Margin in °	Damping Factor	I <sub>CP</sub> in mA	C <sub>Pcap</sub> IN pF	R <sub>Res</sub> IN kΩ	C <sub>Zcap</sub> IN pF
					pll_cp_up <sup>(2)</sup>	pll_if_pcap	pll_if_res	pll_if_zcap
2400	25	0.51	67	0.9	2.0	17.5	2.5	450
2400	50	0.97	67	1.3	2.0	17.5	2.5	450
2400	100	1.41	68	1.2	2.4	17.5	1.5	450
2457.6	61.44	1.04	67	1.4	1.8	17.5	2.5	450
2500	25	0.49	67	0.9	2.0	17.5	2.5	450
2500	50	0.93	68	1.3	2.0	17.5	2.5	450
2680	67	0.38	67	1.3	0.2	19.5	5.5	480
2688	48	0.93	68	1.3	1.5	17.5	2.5	480
2688	96	0.36	67	1.0	0.2	19.5	3.5	480
2800	50	1.00	68	1.0	2.6	17.5	1.5	450
2800	100	1.00	68	1.0	1.3	17.5	1.5	450

- (1) All values typical design targets.  
 (2) Program same value to [pll\\_cp\\_dn](#).

### 8.3.3 Clock Distribution

The VCO connects to two individually configurable pre-scaler dividers sourcing the on-chip clock distribution.

The clock distribution consists of four output channels. Each output channel contains a divider with integer division and synchronization capabilities.

A mux after each divider allows to feed the generated frequency to the adjacent output buffers. Thus for single frequency clock generation only a single output divider needs to be active.

The output buffers are compatible to various signaling standards: LVDS, CML-like, LVPECL-like, LVCMOS and HCSL using [ch1\\_outbuf\\_ctrl](#).

- HCSL must be directly connected to a load termination to ground. A series resistance can be used to adapt to the trace impedance.
- LVDS requires a differential termination connected between the positive and negative output buffer pins. The termination can be connected directly or using AC-coupling. When using the LVDS output type, set [ch1\\_1p8vdet](#), [ch2\\_1p8vdet](#), [ch3\\_1p8vdet](#), and [ch4\\_1p8vdet](#) to match the VDDO12 and VDDO34.
- CML and LVPECL are only supported in an AC-coupled configuration. The receiver and the termination may only be connected through AC-coupling capacitors to the device pins.

- LVCMOS outputs are designed for capacitive loads only. A series resistance should be used to adapt the driver impedance to the trace impedance. For a typical 50-Ω trace, a resistor between 22 Ω to 33 Ω should be used. The polarity of the positive and negative pins can be adjusted separately.

The output buffers support a wide frequency range of up to 350 MHz. Higher output frequencies up to 700 MHz are functional, but are not covered by electrical specifications.

### 8.3.3.1 Output Channel




図 8-4. Clock Distribution Pre-Scaler Dividers

図 8-5. Clock Distribution, Output Channel

INSTANCES <sup>(1)</sup>	DIVISION VALUES
PSA	4, 5, 6
PSB	4, 5, 6

(1) A known phase relationship for divider synchronization with mixed division values is ensured by architecture.

表 8-3. Output Buffer Signal Standards

OUTPUT	LVCMOS	HCSL <sup>(2)</sup>	LVDS	AC-CML <sup>(1)</sup>	AC-LVPECL <sup>(1)</sup>
Y0	X				
Y1		X	X	X	X
Y2	X	X	X	X	X
Y3	X	X	X	X	X
Y4		x	X	x	X

(1) The common mode shall be provided externally through an external bias source, like a voltage divider or pullup resistor. The output buffer will provide sufficient swing.

(2) For highest performance it is recommended to use HCSL on output Y1 or Y4.

表 8-4. Output Channel Signal Selection

NO.	INPUT SOURCE	Y1 (N=1)	Y2 (N=2)	Y3 (N=3)	Y4 (N=4)
0	Channel N-1		x	x	x
1	IOD N	x	x	x	x
2	Channel N+1	x	x	x	

表 8-5. Integer Divider Input Selection

NO.	SOURCE
0	Pre-scaler A
1	Pre-scaler B

表 8-5. Integer Divider Input Selection (続き)

NO.	SOURCE
3	Bypass

### 8.3.3.2 Divider Glitch-Less Update

The bit fields `ch1_glitchless_en` can be used to enable glitch-less output divider update. This feature ensures that the high pulse of a clock period is not cut off by the output divider update process. It ensures that setup and hold time of a receiver is not violated. The low pulse in the *transition* from earlier period to the new period is extended accordingly.




図 8-6. Glitch-Less Divider Update

### 8.3.4 Control Pins

The ultra-low power clock generator is controlled by multiple LVCMOS input pins.

EEPROMSEL acts as EEPROM page select. The CDCI6214 clock generator contains two pages of configuration settings. The level of this pin is sampled after device power-up. A low level selects page zero. A high level selects page one. The EEPROMSEL pin is a tri-level input pin. This third voltage level is automatically applied by an internal voltage divider. The mid-level is used to select an internal default where the serial interface is enabled.

RESETN/SYNC (pin 8), SCL (pin 12), and SDA (pin 19) have a secondary functionality and can act as general-purpose inputs and outputs (GPIO). This means that either the serial interface or the GPIO functionality can be active.

RESETN/SYNC resets the internal circuitry and is used in the initial power-up sequence. The pin can be reconfigured to act as synchronization input. The differential outputs are kept in mute while SYNC is low. When SYNC is high, outputs are active. Moreover status signals can be driven by this pin.

SCL can act as general-purpose input.

SDA can act as general-purpose input and output.

REFSEL is used to select between the input references to the PLL. A low level selects the crystal reference on XIN. A high level selects the differential input reference on REFP, REFN.

表 8-6. Control and GPIO List

PIN			RECONFIGURABLE?	INPUT		OUTPUT	TERMINATION	
NO.	NAME	GPIO		2-LOGIC-LEVELS	3-LOGIC-LEVELS	2-LEVEL	PULLDOWN	PULLUP
23	EEPROMSEL	-	-	-	yes	-	50 kΩ	50 kΩ
20	STATUS	GPIO1	yes	yes	-	yes	-	50 kΩ
19	SDA	GPIO2	yes	yes	-	yes	-	-
12	SCL	GPIO3	yes	yes	-	-	-	-
11	OE	GPIO4	yes	yes	-	yes	-	50 kΩ

表 8-6. Control and GPIO List (続き)

PIN			RECONFIGURABLE?	INPUT		OUTPUT	TERMINATION	
NO.	NAME	GPIO		2-LOGIC-LEVELS	3-LOGIC-LEVELS	2-LEVEL	PULLDOWN	PULLUP
8	RESETN	GPIO0	yes	yes	–	yes	–	50 kΩ
4	REFSEL	-	–	–	yes	–	50 kΩ	50 kΩ

表 8-7. GPIO - Input Signal List

SIGNAL NO. <sup>(1)</sup>	ABBREVIATION	DESCRIPTION
0	FREQ_INC	Frequency increment; increments the IOD <sup>(2)</sup>
1	FREQ_DEC	Frequency decrement; decrements the IOD. <sup>(2)</sup>
2	OE (global)	Enables or disables all differential outputs Y[4:1] (bypass not affected). <sup>(3)</sup>
4	OE_Y1	Enables or disables Y1. <sup>(3)</sup>
5	OE_Y2	Enables or disables Y2. <sup>(3)</sup>
6	OE_Y3	Enables or disables Y3. <sup>(3)</sup>
7	OE_Y4	Enables or disables Y4. <sup>(3)</sup>

(1) Signals from this list are available on pin 11 (OE / GPIO4) and pin 20 (STATUS / GPIO1), see

GENERIC1.

(2) Selected using bit mask in GENERIC3.

(3) Disable / Mute behaviour configured individually using ch\_mute\_sel bit in GENERIC0 table.

表 8-8. GPIO - Output Signal List

SIGNAL NO. <sup>(1)</sup>	ABBREVIATION	DESCRIPTION
0	PLL_LOCK	0 = PLL out of lock; 1 = indicates PLL in lock
1	XTAL_OSC	0 = crystal failure; 1 = crystal oscillates
2	CAL_DONE	0 = PLL (VCO) calibration ongoing; 1 = calibration done
3	CONF_DONE	0 = device logic busy; 1 = device operational
4	SYNC_DONE	0 = output sync ongoing, muted; 1 = outputs released operational
5	EEPROM_BUSY	0 = EEPROM idle; 1 = EEPROM access ongoing
6	EEPROM_Y12	0 = EEPROM pin sees low level; 1 = EEPROM pin sees high level
7	EEPROM_M12	0 = EEPROM pin sees low or high level; 1 = EEPROM pin sees mid level
8	I2C_LSB	Indicates I <sup>2</sup> C target address LSB config from loaded EEPROM
9	CLK_FSM	Clock, State machine
10	CLK_PFD_REF	Clock, PFD, reference
11	CLK_PFD_FB	Clock, PFD, feedback
12	BUF_SYNC	buffered SYNC pin
13	BUF_SCL	buffered SCL pin
14	BUF_SDA	buffered received SDA pin

(1) Signals from this list are available on pin 8 (RESETN/SYNC or GPIO0), pin 11 (OE / GPIO4) and pin 20 (STATUS / GPIO1).

### 8.3.4.1 Global and Individual Output Enable: OE and OE\_Y[4:1]

The output enable functionality allows to enable or disable all or a specific output buffer. The bypass copy on Y0 is excluded from the global output enable signal. When an output is disabled, it drives a configurable mute-state, [ch\[4:1\]\\_mute-sel](#). When the serial interface is deactivated one can use all individual output enable signals at the same time, see [mode](#). The individual output enable signal controls the respective output channel integer divider to gate the clock. Therefore each integer divider needs to be active. When multiple outputs are sourced from the same integer divider, the respective OE signal will enable/disable the output(s). <sup>1</sup>




注

When multiple output enable signals are configured on multiple-GPIO pins, then the global output enable OE has higher priority than the individual output enable OE[4:1]. An individual output enable OE[4:1] may only be configured on a single pin.

The individual output enable signal enables and disables the respective output in a deterministic way. Therefore the high and low level of the signal is qualified by counting four cycles of the respective output clock. The following steps can be seen in 図 8-7:

1. The OE falling edge which disables the outputs.
2. Transition from *logic high* to *logic low* / *logic low* to *logic high* for Y2 after four rising edges.
3. Transition from *logic high* to *logic low* / *logic low* to *logic high* for Y1 after four rising edges.
4. The OE rising edge which enables the outputs.
5. Output Y2 starts toggling after four rising edges.
6. Output Y1 starts toggling after four rising edges.

MUTE\_SEL= Logic Low



MUTE\_SEL= Logic High




図 8-7. Individual Output Enable and Disable

注

The deterministic behaviour of the individual output enable is designed for an output frequency up to 200 MHz.

### 8.3.5 Operation Modes

The device can operate in different modes.

Following operating modes can be set and the GPIOs configured. An operating mode change only becomes effective when it is loaded from the EEPROM after a power cycle.

<sup>1</sup> The GPIO direction of pins 12 and 19 is automatically set through the mode bit. Pin 11 and 20 must be set as inputs using gpio1\_dir\_sel and gpio4\_dir\_sel bit in the 表 10-3 table.


**表 8-9. Modes of Operation**

DESCRIPTION	MODE	REFSEL	EEPROMSEL	GPIO4	GPIO3	GPIO2	GPIO1
I <sup>2</sup> C + GPIOs	Fallback	M	M	I/O	SCL	SDA	I/O
I <sup>2</sup> C + GPIOs	0	LH	LH	I/O	SCL	SDA	I/O
OE <sub>s</sub>	1	LH	LH	OE4	OE3	OE2	OE1

**8.3.6 Divider Synchronization - SYNC**

The output dividers can be reset in a deterministic way. This can be achieved using the `sync` bit or the pin 8 configured for SYNC function using `gpio0_input_sel` and `gpio0_dir_sel`. The level of the pin is qualified internally using the reference frequency at the PFD. A low level will mute the outputs. A high level will synchronously release all output dividers to operation, so that all outputs share a common rising edge, see [図 8-8](#). The first rising edge can be individually delayed in steps of the respective pre-scaler period, up to 32 cycles using `ch1_sync_delay`. This allows to compensate external delays like routing mismatch, cables or inherent delays introduced by logic gates in an FPGA design. Each channel can be included or excluded from the SYNC process using `ch1_sync_en`.<sup>2 3</sup>

For a deterministic behaviour over power-cycles seen from input to output the reference divider must be set to 1. It should not divide the reference clock nor should the reference doubler be used.



**図 8-8. Divider Synchronization**

**表 8-10. Digital Delay Step Size**

VCO FREQUENCY IN MHz	PRE-SCALER STEP IN ns		
	/4	/5	/6
2400	1.67	2.08	2.50
2457.6	1.63	2.03	2.44
2500	1.60	2.00	2.40
2800	1.43	1.79	2.14

**8.3.7 EEPROM - Cyclic Redundancy Check**


The device contains a cyclic redundancy check (CRC) function for reads from the EEPROM to the device registers. At start-up the EEPROM will be read internally and a CRC value calculated. One of the EEPROM words contains an earlier stored CRC value. The `stored` and the `actual` CRC value are compared and the result

<sup>2</sup> `ch[4:1]_sync_en` may only be activated with an active clock source selected in `ch1_iod_mux` bit in the [表 10-31](#) table.

<sup>3</sup> The LVCMOS bypass output Y0 is not part of the SYNC process, neither are the dividers of the PLL.

transferred to STATUS1 register. The CRC calculation can be triggered again by writing a '1' to the update\_crc bit. A mismatch between stored and calculated CRC value is informational only and non-blocking to the device operation. Just reading back the CRC status bit and the live CRC value can speed up in-system EEPROM programming and avoid reading back each word of the EEPROM for known configurations.

The polynomial used is CCITT-CRC16:  $x^{16} + x^{12} + x^5 + 1$ .




8-9. EEPROM CRC

### 8.3.8 Power Supplies

The CDCI6214 provides multiple power supply pins. Each of the power supplies supports 1.8 V, 2.5 V, or 3.3 V. Internal low-dropout regulators (LDO) source the internal blocks and allow each pin to be supplied with its individual supply voltage. The VDDREF pin supplies the control pins and the serial interface. Therefore, any pullup resistors shall be connected to the same domain as VDDREF. By default the LDOs are configured for 1.8-V  $\pm$ 5% operation.

#### 8.3.8.1 Power Management

The device is very flexible with respect to internal power management. Each block offers a power-down bit and can be disabled to save power when the block is not required. The available bits are illustrated in 8-10. The bypass output Y0 is connected to the pdn\_ch4 bit. Each output channel has a bit which should be adapted to the applied supply voltage, ch[4:1]\_1p8vdet.



8-10. Power Management

## 8.4 Device Functional Modes

### 8.4.1 Pin Mode

In pin mode, pins 12 and 19 are input pins that act as *individual output enable* pins. Together with pins 11 and 20, this mode allows for one output enable pin per output channel.

## 8.4.2 Serial Interface Mode

In serial interface mode, pins 12 and 19 are configured as an I<sup>2</sup>C interface.

### 8.4.2.1 Fall-Back Mode

As the programming interface can be intentionally deactivated using the EEPROM, an accidental disabling of the I<sup>2</sup>C blocks further access to the device. The serial interface can be forced using the fall-back mode. To enter this mode, the user leaves pin 4 and pin 23 floating while the supply voltage is applied to VDDREF. In this mode, pin 11 is preconfigured as an input and pin 20 is configured as an output.

## 8.5 Programming

The CDCI6214 ultra-low power clock generator provides an I<sup>2</sup>C-compatible serial interface for register and EEPROM access. The device is compatible to standard-mode I<sup>2</sup>C at 100 kHz and the fast-mode I<sup>2</sup>C at 400-kHz clock frequency.

**表 8-11. I<sup>2</sup>C-Compatible Serial Interface, Target Address Byte**

7	6	5	4	3	2	1	0
Target Address A[6:0] <sup>(1)</sup>							R/W# Bit <sup>(2)</sup>

(1) The target address consists of two sections. The hardwired MSBs A[6:2] and the software-selectable LSBs A[1:0].

(2) The R/W# bit indicates a read (1) or a write (0) transfer.

表 8-12 shows the target address decoding with respect to EEPROMSEL pin. This enables the user to avoid in-system conflicts with different configurations, as the selected EEPROM page can be reflected in the target address least significant bit A0. Moreover a device being powered up in the silicon default, can always be expected under the default address of 0xE9 for reads (or 0xE8 for writes).

**表 8-12. I<sup>2</sup>C-Compatible Serial Interface, Programmable Target Address**

A6	A5	A4	A3	A2	A1	A0	EEPROMSEL	DESCRIPTION
					0	0	MID	Device Default
1	1	1	0	1	1	I2C_A0 <sup>(1)</sup>	LOW	EEPROM, Page 0
					1	I2C_A0 <sup>(2)</sup>	HIGH	EEPROM, Page 1

(1) Configuration Bit in EEPROM Page 0, default value of 0.

(2) Configuration Bit in EEPROM Page 1, default value of 1.

The serial interface uses the following protocol as shown in 図 8-11. The target address is followed by a word-wide register offset and a word-wide register value.



## 8.5.2 EEPROM Access

---

### 注

The EEPROM word write access time is typically 8 ms. The EEPROM\_BUSY signal indicates when the EEPROM is busy and can be observed as a status signal on a GPIO pin to optimally time the writes (for example, in [gpio4\\_output\\_sel](#)).

---

There are two methods to write into the internal EEPROM:

1. Register Commit
2. EEPROM Direct Access

Use the following steps to bring the device into a known state and be able to conduct the programming:

1. Power down all device supplies
2. Apply RESETN=LOW.
3. Apply REFSEL=MID (leave tri-stated).
4. Apply EEPROMSEL=MID (leave tri-stated).
5. Apply 1.8 V/2.5 V/3.3 V to all device supplies. When device operation is not required, only apply 1.8 V/2.5V/3.3 V to VDDREF.
6. Apply RESETN=HIGH.
7. Use the I<sup>2</sup>C interface to configure the device using target address 0x74. See [表 8-12](#) for more details.

In the *Register Commit* flow all bits from the device registers are copied into the EEPROM. The recommended flow is:

1. Pre-configure the device as desired, except the serial interface using [mode](#).
2. Write 1 to [recal](#) to calibrate the VCO in this operation mode.
3. Select the EEPROM page, to copy the register settings into, using [regcommit\\_page](#).
4. Unlock the EEPROM for write access with [ee\\_lock](#) = 0x5
5. Start the commit operation by writing a 1 to [regcommit](#)
6. Force a CRC update by writing a 1 to [update\\_crc](#).
7. Read back the calculated CRC in [nvmlcrc](#).
8. Store the read CRC value in the EEPROM by writing 0x3F to [nvm\\_wr\\_addr](#) and then the CRC value to [nvm\\_wr\\_data](#).

In the *EEPROM Direct Access* flow the EEPROM words are directly accessed using the address and the data bit-fields. The recommended flow is:

1. Prepare an EEPROM image consisting of 64 words.
2. Unlock the EEPROM for write access with [ee\\_lock](#) = 0x5
3. Write the initial address offset to the address bit-field. Write a 0x00 to [nvm\\_wr\\_addr](#).
4. Loop through the EEPROM image from address 0 to 63 by writing each word from the image to [nvm\\_wr\\_data](#). The EEPROM word address is automatically incremented by every write access to [nvm\\_wr\\_data](#).
5. The EEPROM read is similar to EEPROM write. First write 0x00 to [nvm\\_rd\\_addr](#), then loop through all bytes by reading from [nvm\\_rd\\_data](#). The EEPROM word address is automatically incremented by every write access to [nvm\\_rd\\_data](#).



### 8.5.3 Device Defaults

The CDCI6214 contains the following defaults:

**表 8-13. CDCI6214 Register Defaults**

ADDRESS	DEFAULT	EEPROM PAGE 0	EEPROM PAGE 1
0x46	0x00460000	0x00460000	0x00460000
0x45	0x00450000	0x00450000	0x00450000
0x44	0x00440000	0x00440000	0x00440000
0x43	0x00430020	0x00430020	0x00430020
0x42	0x00420000	0x00420200	0x00420200
0x41	0x00410F34	0x00410F34	0x00410F34
0x40	0x0040000D	0x0040000D	0x0040000D
0x3F	0x003F0210	0x003F4210	0x003F4210
0x3E	0x003E4210	0x003E4218	0x003E4218
0x3D	0x003D1000	0x003D1500	0x003D1500
0x3C	0x003C0010	0x003C0018	0x003C0018
0x3B	0x003B0009	0x003B0061	0x003B0061
0x3A	0x003A0008	0x003A0008	0x003A0008
0x39	0x00390A65	0x00398851	0x00398851
0x38	0x00380405	0x00380409	0x00380008
0x37	0x00370004	0x00370006	0x00370000
0x36	0x00360000	0x00360000	0x00360000
0x35	0x00358000	0x00358000	0x00358000
0x34	0x00340008	0x00340008	0x00340008
0x33	0x00330A65	0x00338861	0x00338861
0x32	0x00320405	0x00320429	0x00320431
0x31	0x00310004	0x00310006	0x00310006
0x30	0x00300000	0x00300000	0x00300000
0x2F	0x002F8000	0x002F8000	0x002F8000
0x2E	0x002E0008	0x002E0008	0x002E0008
0x2D	0x002D0A65	0x002D0851	0x002D0851
0x2C	0x002C0405	0x002C0409	0x002C0010
0x2B	0x002B0004	0x002B0006	0x002B0000
0x2A	0x002A0000	0x002A0000	0x002A0000
0x29	0x00298000	0x00298000	0x00298000
0x28	0x00280008	0x00280008	0x00280008
0x27	0x00270A65	0x00270851	0x00270851
0x26	0x00260405	0x00260409	0x00260409
0x25	0x00250004	0x00250006	0x00250006
0x24	0x00240000	0x00240000	0x00240000
0x23	0x00238000	0x00238000	0x00238000
0x22	0x00220050	0x00220050	0x00220050
0x21	0x00210007	0x00210007	0x00210007
0x20	0x00200000	0x00200000	0x00200000
0x1F	0x001F1E72	0x001F1E72	0x001F1E72
0x1E	0x001E5140	0x001E5140	0x001E5140
0x1D	0x001D400A	0x001D000C	0x001D000C
0x1C	0x001C0000	0x001C0000	0x001C0000
0x1B	0x001B0000	0x001B0000	0x001B0000
0x1A	0x001A0718	0x001A0A1C	0x001A0A1C
0x19	0x00190000	0x00190406	0x00192406



**表 8-13. CDCI6214 Register Defaults (続き)**

ADDRESS	DEFAULT	EEPROM PAGE 0	EEPROM PAGE 1
0x18	0x00180601	0x00180601	0x00180601
0x17	0x00170000	0x00170595	0x00170595
0x16	0x00160000	0x00160000	0x00160000
0x15	0x00150000	0x00150000	0x00150000
0x14	0x00140000	0x00140001	0x00140001
0x13	0x00130000	0x00130000	0x00130000
0x12	0x00120000	0x0012FFFF	0x0012FFFF
0x11	0x001126C4	0x001126C4	0x001126C4
0x10	0x0010921F	0x0010921F	0x0010921F
0xF	0x000FA037	0x000FA037	0x000FA037
0xE	0x000E0000	0x000E0000	0x000E0000
0xD	0x000D0000	0x000D0000	0x000D0000
0xC	0x000C0000	0x000C0000	0x000C0000
0xB	0x000B0000	0x000B0000	0x000B0000
0xA	0x000A0000	0x000AC964	0x000AC964
0x9	0x00090000	0x0009C964	0x0009C964
0x8	0x00080000	0x00080001	0x00080001
0x7	0x00070000	0x00070C0D	0x00070C0D
0x6	0x00060000	0x0006159F	0x000619CA
0x5	0x00050028	0x00050028	0x00050028
0x4	0x00040055	0x00040055	0x000400DD
0x3	0x00030000	0x00030000	0x00030800
0x2	0x00020053	0x00020053	0x00020053
0x1	0x00016882	0x00016865	0x00016864
0x0	0x00000000	0x00000001	0x00000000

**表 8-14. Default EEPROM Image**


ADDRESS	Section	Word Value
0x0	Base	0xEE00
0x1		0x490F
0x2		0x0362
0x3		0x0E00
0x4		0x1400
0x5		0xC104
0x6		0x0C00
0x7		0x5000
0x8		0x0861
0x9		0x8421
0xA		0x0006
0xB		0x0000

表 8-14. Default EEPROM Image (続き)


ADDRESS	Section	Word Value
0xC	Page 0	0x6501
0xD		0x5368
0xE		0xAA80
0xF		0x4382
0x10		0x0001
0x11		0x0030
0x12		0x4500
0x13		0x79C9
0x14		0x8000
0x15		0x0C00
0x16		0x1200
0x17		0x2904
0x18		0x0002
0x19		0x3002
0x1A		0x4800
0x1B		0xA410
0x1C		0x0008
0x1D		0xC008
0x1E		0x2000
0x1F		0x1045
0x20		0x0033
0x21		0x0020
0x22		0x8003
0x23		0x4104
0x24		0x39CA
0x25	0x0000	

**表 8-14. Default EEPROM Image (続き)**

ADDRESS	Section	Word Value
0x26	Page 1	0x6400
0x27		0x5368
0x28		0xEE80
0x29		0x4382
0x2A		0x0001
0x2B		0x0030
0x2C		0x4500
0x2D		0x79C9
0x2E		0x8000
0x2F		0x0C00
0x30		0x1200
0x31		0x2904
0x32		0x0002
0x33		0x0002
0x34		0x8000
0x35		0xA400
0x36		0x0008
0x37		0xC008
0x38		0x2000
0x39		0x1046
0x3A		0x0033
0x3B		0x0020
0x3C		0x0000
0x3D		0x4004
0x3E		0x39CA
0x3F		0xC964



8-13. CDCI6214 - Pre-Configured EEPROM Page 0



**8-14. CDCI6214 - Pre-Configured EEPROM Page 1**

## 9 Application and Implementation


### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 9.1 Application Information

An ultra-low power clock generator is designed to drive clocks in industrial, portable and data center applications. The device is flexible in its configuration and be pre-preprogrammed with two separate configuration. For example a production test and an application configuration, or two different configurations for two flavors of a product. The internal EEPROM is protected by a CRC hash which is available as a status bit. The two EEPROM pages are selected using a control pin. As each major block of the device is powered by its own supply pin, the device can easily be used for signal translation and to accommodate various supply voltages which may be available in a system. Up to five different frequencies can be generated from a single device and feed different parts of an application. Each of the four differential outputs supports various signal standards. The general purpose pin functionality can provide status information to other parts of the system and can add modularity and flexibility to an application. Clock outputs can be muted individually or globally, the division ratio updated, the output dividers synchronized and a spread spectrum function enabled or disabled. The clock generator PLL can also be used in a zero delay mode which will compensate most of the seen phase delay between an external reference clock and the output clocks. Together with an external feedback option this allows to compensate traces on top of the digital delay steps provided inside the device. All these features make the ultra-low power clock generator for design library integration and re-use in modular projects.

### 9.2 Typical Applications



Copyright © 2017, Texas Instruments Incorporated

図 9-1. Typical Serial Interface Application Schematic




图 9-2. Typical Individual Output Enable Application Schematic

### 9.2.1 Design Requirements

For this example, the design parameters are listed in 表 9-1

表 9-1. Design Parameters

PARAMETER	EXAMPLE VALUE
$t_{VDD}$	Larger than 50 $\mu$ s and smaller than 3 ms
$t_{PWL\_SYNC}$	Larger than $(1 / f_{XIN})$
$f_{XIN}$	Crystal 8 MHz to 50 MHz
$dV_{IN} / dT$	Input slew rate for external clock reference better than 3 V / ns

### 9.2.2 Detailed Design Procedure

For this application, TI recommends the following steps:

1. Decide how the device shall receive the register settings to plan for in-system programming of the EEPROM.
2. Choose which operation mode to use on the device (I<sup>2</sup>C or GPIOs) and which pins are inputs and which are outputs (see registers

GENERIC0

,

GENERIC1

, and

GENERIC2

).

3. Consider that the serial interface and the GPIOs are supplied by VDDREF as well as the input pins (for example, a 3.3-V crystal oscillator (XO) driving XIN forces uses 3.3-V I<sup>2</sup>C).

4. Keep track of which voltage levels the output supplies will have. There are configuration bits in the output channels (see CH1\_CTRL5, CH2\_CTRL5, CH3\_CTRL5, and CH4\_CTRL5).
5. Consider which output frequency has the most stringent phase noise specifications. Select this frequency to decide on the reference and VCO frequency.
6. Cross-check if your specific bandwidth requirement for an external reference can be achieved using the internal loop filter components (see registers [PLL1](#) and [PLL2](#)).
7. Optimize the clock distribution using output muxes to run the least amount of blocks to conserve power,



8. For HCSL output buffer format, optimize the signal integrity and slew rate at the receiver input using a series resistor between device pin and the 50 Ω termination to GND. Y1, Y4 provide higher slew rates compared to Y2, Y3.

Use 式 1 through 式 4 to calculate the a basic frequency plan or use the provided software TICS Pro to generate settings.

注

The user has to ensure PLL stability is given by applying the adequate loop filter and charge pump settings. A phase margin of  $\geq 68^\circ$  is recommended. The target bandwidth is recommended between 600 kHz .. 1100 kHz.

$$f_{Y0} = f_{XIN} = f_{REF} \quad (1)$$

$$f_{PFD} = f_{REF} / ip\_ref\_div \quad (2)$$

where

- $ip\_ref\_div \geq 1$
- $1 \text{ MHz} \leq f_{PFD} \leq 100 \text{ MHz}$

$$f_{VCO} = f_{PFD} \cdot pll\_nc \cdot (pll\_ps + 4) \quad (3)$$

with

- $2400 \leq f_{VCO} \leq 2800$
- $0 \leq pll\_ps \leq 2$

$$f_{Y[4:1]} = f_{VCO} / ((pll\_ps[ab] + 4) \cdot ch[4:1]_iod\_div) \quad (4)$$

with

- $0 \leq pll\_ps[ab] \leq 2$
- $1 \leq ch[4:1]_iod\_div \leq 16383$
- $44.1 \text{ kHz} \leq f_{Y[4:1]} \leq 350 \text{ MHz}$

with

- $1 \leq IP\_REF\_DIV \leq 255$
- $IP\_EN\_DBLR = 0$
- $1 \text{ MHz} \leq f_{PFD} \leq 100 \text{ MHz}$

with

- $IP\_REF\_DIV = 0$
- $IP\_EN\_DBLR = 1$
- $1 \text{ MHz} \leq f_{PFD} \leq 100 \text{ MHz}$


with

- $2400 \leq f_{VCO} \leq 2800$
- $0 \leq PLL\_PS\_MODE \leq 2$

with


- $0 \leq PLL\_PS[AB]_MODE \leq 2$
- $1 \leq CH[4:1]_IOD_DIV \leq 16383$
- $44.1 \text{ kHz} \leq f_{Y[4:1]} \leq 350 \text{ MHz}$

### 9.2.3 Application Curves



Reference 25 MHz HCSL output with Integrated RMS crystal with Doubler 50 Ω onboard Jitter from 10 kHz to VCO 2.4 GHz termination to balun to 40 MHz 370 fs at into 5052A Signal Source Analyzer 3.3 V, room temperature

**9-3. Typical Phase Noise Y1, HCSL, 3.3 V**



PSA=4, C1 = PSA/4, C2 = C3 = PSB/4, C4 = PSB=6 PSA/4 and 30 PSA PSB/4 and 30 PSA cycles delayed cycles delayed

**9-4. Divider Sync and Digital Delay**

### 9.3 Do's and Don'ts

The maximum swing and level must match to the applied VDDREF (for example, for a 3.3-V XO as reference, VDDREF must be 3.3 V).

VDDREF and VDDVCO must be powered from the same supply voltage.

### 9.4 Initialization Setup

The device digital logic starts after the internal power-on-release circuit triggered (POR). The digital core is connected to the VDDREF domain. The EEPROM settings are loaded into the device registers and the new settings applied to the device. The EEPROM page is selected according to the EEPROMSEL pin logic level. A low level loads *page 0*, and a logic high level loads *page 1*. By default, the differential outputs are muted for the initial VCO calibration and PLL lock process. After the PLL circuit achieved a phase lock to the input reference, the output dividers are synchronized and then released to operation. By default, pin 8 is configured as RESETN pin (see `gpio0_dir_sel` and `gpio0_input_sel`). The start of the initialization sequence, as well the as serial interface, can be kept in reset using RESETN= LOW. When pin 8 is not configured as RESETN, the device initialization relies on the POR triggered by application of VDDREF.




図 9-5. Initialization Flow Chart

The pins 8, 11, 12, 19, and 20 are general-purpose inputs and outputs (GPIO). The functions are determined through the register settings saved in the selected EEPROM page. See [Generic0](#), [Generic1](#), and [Generic2](#) for the relevant bit-fields.

The EEPROM allows to choose between two modes of operation: pin Mode and serial interface mode. This is done using [mode](#).

## 9.5 Power Supply Recommendations

### 9.5.1 Power-Up Sequence

There are no restrictions from the device for applying power to the supply pins. From an application perspective, TI recommends to either apply all VDDs at the same time or apply VDDREF first. The digital core is connected to VDDREF, and thus the settings of the EEPROM are applied automatically. All VDDs should reach 95% of final value within 2 ms. RESETN should be held low before VDDREF reaches 95% of the final value.

TI recommends adding a 4.7-k $\Omega$  pullup resistor on RESETN and a 470-nF capacitor to ground to provide additional delay in release of RESETN at power-up. When powering up the CDCI6214 from reset, the rise of the RESETN pin must be delayed to allow the voltage on the VDD pins to stabilize.

An unstable voltage on the VDD pin may cause an improper device startup with the rise of the RESETN pin, resulting in a PLL unlock. VDD instability may occur in cases where VDD is toggled repeatedly and does not ramp with appropriate settling time. The power supply must ramp and be stable within the time specified in the *Timing Characteristics* table. In the event of a PLL unlock at startup, recalibrate the PLL. Either setting the recal bit, R0[4], to a '1' or pulling the RESETN pin low then high will recalibrate the PLL.

### 9.5.2 De-Coupling

TI recommends isolating all power supplies using a ferrite bead and provide decoupling for each of the supplies. TI also recommends optimizing the decoupling for the respective layout and consider the power supply impedance and optimize for the individual frequency plan.

An example for a decoupling per supply pin: 1x 4.7  $\mu$ F, 1x 470 nF, and 1x 100 nF.

## 9.6 Layout

### 9.6.1 Layout Guidelines

For this example, follow these guidelines:

- Isolate inputs and outputs using a GND shield. [☒ 9-6](#) routes all inputs and outputs as differential pairs.
- Isolate outputs to adjacent outputs when generating multiple frequencies.
- Isolate the crystal area, connect the GND pads of the crystal package and flood the adjacent area. [☒ 9-7](#) shows a foot print which supports multiple crystal sizes.
- Try to avoid impedance jumps in the fan-in and fan-out areas when possible.
- Use five VIAs to connect the thermal pad to a solid GND plane. Full-through VIAs are preferred.
- Place decoupling capacitors with small capacitance values very close to the supply pins. Try to place them very close on the same layer or directly on the backside layer. Larger values can be placed more far away. [☒ 9-7](#) shows three de-coupling capacitors close to the device. Ferrite beads are recommended to isolate the different frequency domains and the VDDVCO domain.
- Preferably use multiple VIAs to connect wide supply traces to the respective power planes.

### 9.6.2 Layout Examples




図 9-6. Layout Example, Top Layer




図 9-7. Layout Example, Bottom Layer

Land Pattern Example




図 9-8. Layout Example, Land Pattern

## 10 Register Maps

### 10.1 CDCI6214 Registers

表 10-1 lists the memory-mapped registers for the CDCI6214.

注

All register offset addresses not listed in 表 10-1 should be considered as reserved locations and the register contents should not be modified.

注

All bit-field combinations not listed in the description column should be considered as reserved combinations and should only be programmed using the given values.

**表 10-1. CDCI6214 Registers**

ADDRESS	ACRONYM	REGISTER NAME	SECTION
0h	GENERIC0	Generic setting, device operation mode, synchronization, control pins, reset, and power down.	<a href="#">Go</a>
1h	GENERIC1	Generic settings, GPIO input signal selection.	<a href="#">Go</a>
2h	GENERIC2	Generic settings, GPIO output signal selection.	<a href="#">Go</a>
3h	GENERIC3	Generic settings, EEPROM and frequency increment / decrement.	<a href="#">Go</a>
4h	POWER0	Power-down bits, output channels.	<a href="#">Go</a>
5h	POWER1	Power-down bits, phase-locked-loop.	<a href="#">Go</a>
6h	STATUS0	Status information, calibration bus.	<a href="#">Go</a>
7h	STATUS1	Status information, PLL lock and EEPROM.	<a href="#">Go</a>
8h	STATUS2	Status information, miscellaneous	<a href="#">Go</a>
9h	STATUS3	Status information, live CRC of EEPROM	<a href="#">Go</a>
Ah	EEPROM0	EEPROM, stored CRC of EEPROM	<a href="#">Go</a>
Bh	EEPROM1	EEPROM, direct access read address	<a href="#">Go</a>
Ch	EEPROM2	EEPROM, direct access read data	<a href="#">Go</a>
Dh	EEPROM3	EEPROM, direct access write address	<a href="#">Go</a>
Eh	EEPROM4	EEPROM, direct access write data	<a href="#">Go</a>
Fh	STARTUP0	Start-up configuration, EEPROM lock, auto-calibration, and I2C glitch filter	<a href="#">Go</a>
10h	STARTUP1	Start-up configuration, digital state machine counters	<a href="#">Go</a>
11h	STARTUP2	Start-up configuration, digital state machine counters	<a href="#">Go</a>
18h	REV0	Revision ID	<a href="#">Go</a>
1Ah	INPUT0	Input reference, buffer configuration, and crystal oscillator controls.	<a href="#">Go</a>
1Bh	INPUT1	Input reference, reference divider, and bypass buffers.	<a href="#">Go</a>
1Ch	INPUT_DBG0	Input reference debug, status pin buffers.	<a href="#">Go</a>
1Dh	PLL0	PLL, feedback dividers.	<a href="#">Go</a>
1Eh	PLL1	PLL, charge pump current and clock distribution pre-scaler dividers.	<a href="#">Go</a>
1Fh	PLL2	PLL, loop filter configuration	<a href="#">Go</a>
21h	PLL4	PLL, lock detector and PFD delay	<a href="#">Go</a>
23h	CH1_CTRL0	Output channel 1, RESERVED	<a href="#">Go</a>
24h	CH1_CTRL1	Output channel 1, RESERVED	<a href="#">Go</a>
25h	CH1_CTRL2	Output channel 1, integer divider and mux control.	<a href="#">Go</a>
26h	CH1_CTRL3	Output channel 1, synchronization, digital delay, output buffer, mux and mute controls.	<a href="#">Go</a>

表 10-1. CDCI6214 Registers (続き)

ADDRESS	ACRONYM	REGISTER NAME	SECTION
27h	CH1_CTRL4	Output channel 1, divider glitchless enable and spread spectrum controls.	<a href="#">Go</a>
28h	CH1_CTRL5	Output channel 1, RESERVED	<a href="#">Go</a>
29h	CH2_CTRL0	Output channel 2, RESERVED	<a href="#">Go</a>
2Ah	CH2_CTRL1	Output channel 2, RESERVED	<a href="#">Go</a>
2Bh	CH2_CTRL2	Output channel 2, integer divider and mux control.	<a href="#">Go</a>
2Ch	CH2_CTRL3	Output channel 2, synchronization, digital delay, output buffer, mux and mute controls.	<a href="#">Go</a>
2Dh	CH2_CTRL4	Output channel 2, divider glitchless enable and spread spectrum controls.	<a href="#">Go</a>
2Eh	CH2_CTRL5	Output channel 2, RESERVED	<a href="#">Go</a>
2Fh	CH3_CTRL0	Output channel 3, RESERVED	<a href="#">Go</a>
30h	CH3_CTRL1	Output channel 3, RESERVED	<a href="#">Go</a>
31h	CH3_CTRL2	Output channel 3, integer divider and mux control.	<a href="#">Go</a>
32h	CH3_CTRL3	Output channel 3, synchronization, digital delay, output buffer, mux and mute controls.	<a href="#">Go</a>
33h	CH3_CTRL4	Output channel 3, divider glitchless enable and spread spectrum controls.	<a href="#">Go</a>
34h	CH3_CTRL5	Output channel 3, RESERVED	<a href="#">Go</a>
35h	CH4_CTRL0	Output channel 4, RESERVED	<a href="#">Go</a>
36h	CH4_CTRL1	Output channel 4, RESERVED	<a href="#">Go</a>
37h	CH4_CTRL2	Output channel 4, integer divider and mux control.	<a href="#">Go</a>
38h	CH4_CTRL3	Output channel 4, synchronization, digital delay, output buffer, mux and mute controls.	<a href="#">Go</a>
39h	CH4_CTRL4	Output channel 4, divider glitchless enable and spread spectrum controls.	<a href="#">Go</a>
3Ah	CH4_CTRL5	Output channel 4, RESERVED	<a href="#">Go</a>
3Bh	CHX_CTRL0	Output channels, generic clock distribution and bypass output controls.	<a href="#">Go</a>
3Ch	CHX_CTRL1	Output channels, RESERVED	<a href="#">Go</a>
3Dh	CHX_CTRL2	Output channels, RESERVED	<a href="#">Go</a>
3Eh	CHX_CTRL3	Output channels, RESERVED	<a href="#">Go</a>
3Fh	CHX_CTRL4	Output channels, RESERVED	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. 表 10-2 shows the codes that are used for access types in this section.

表 10-2. CDCI6214 Access Type Codes

ACCESS TYPE	CODE	DESCRIPTION
READ TYPE		
R	R	Read
RC	C R	to Clear Read
WRITE TYPE		
W	W	Write
WEX	W	Write
WMC	W	Write
WPD	W	Write
WSC	W	Write
WST	W	Write
RESET OR DEFAULT VALUE		



**表 10-2. CDCI6214 Access Type Codes (続き)**

ACCESS TYPE	CODE	DESCRIPTION
-n		Value after reset or the default value

### 10.1.1 GENERIC0 Register (Address = 0h) [reset = 0h]

GENERIC0 is shown in [図 10-1](#) and described in [表 10-3](#).

Return to [Summary Table](#).

**図 10-1. GENERIC0 Register**

15	14	13	12	11	10	9	8
i2c_a0	gpio0_input_sel	gpio4_dir_sel	gpio1_dir_sel	gpio0_dir_sel	zdm_clocksel	RESERVED	zdm_mode
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	pll_rst_lockdet	sync	recal	resetrn_soft	swrst	powerdown	mode
R/W-0h	R/W-0h	R/WSC-0h	R/WSC-0h	R/W-0h	R/WSC-0h	R/WPD-0h	R/W-0h

**表 10-3. GENERIC0 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15	i2c_a0	R/W	0h	When <a href="#">regcommit</a> is used to program an EEPROM page, using <a href="#">regcommit_page</a> , this defines the LSB of the I <sup>2</sup> C target address. When a configuration is loaded into the registers from an EEPROM page, this represents the saved LSB bit.
14	gpio0_input_sel	R/W	0h	Input signal select for GPIO0, Pin 8. 0h = RESETN 1h = SYNC
13	gpio4_dir_sel	R/W	0h	GPIO4 direction select. 0h = Input 1h = Output
12	gpio1_dir_sel	R/W	0h	GPIO1 direction select. 0h = Input 1h = Output
11	gpio0_dir_sel	R/W	0h	Direction select for Pin 8. 0h = Input 1h = Output
10	zdm_clocksel	R/W	0h	Selects the internal or external clock for calibration, in the ZDM mode. In non-ZDM mode, always internal clock will be selected and this register doesn't have any meaning. 0h = Internal Feedback 1h = External Feedback
9	RESERVED	R/W	0h	RESERVED
8	zdm_mode	R/W	0h	Zero Delay Mode 0h = ZDM Off 1h = ZDM On
7	RESERVED	R/W	0h	RESERVED.
6	pll_rst_lockdet	R/W	0h	Reset (active high) to PLL lock detect circuit.

**表 10-3. GENERIC0 Register Field Descriptions (続き)**

BIT	FIELD	TYPE	RESET	DESCRIPTION
5	sync	R/WSC	0h	Generates sync pulse (for output decoder). This is a self clearing register bit and writing '1' will create the SYNC pulse.
4	recal	R/WSC	0h	Self clearing bit. Writing '1' will do the re-calibration. For example - after the configuration followed by calibration if '1' is written to this register the calibration engine will start with the current capcode and cross code.
3	resetrn_soft	R/W	0h	Configure the pin RESETN/SYNC as a soft reset. 0h = Hard Reset (reset state machines and registers) 1h = Soft Reset (state machines only, register content stays as is)
2	swrst	R/WSC	0h	Soft reset bit. This is a self clearing bit. Writing a '0' has no effect and writing a '1' creates a reset pulse which resets the digital logic except the programmable registers. Also, this soft reset has similar effect on digital logic as hard reset (RESETN/SYNC). Soft reset will restart the configuration and calibration.
1	powerdown	R/WPD	0h	Analog Power Down. 0h = Active 1h = Power down
0	mode	R/W	0h	Mode of Operation. 0h = Serial Interface, I2C 1h = Pin Mode, Output Enable

### 10.1.2 GENERIC1 Register (Address = 1h) [reset = 6A32h]

GENERIC1 is shown in [図 10-2](#) and described in [表 10-4](#).

Return to [Summary Table](#).

**図 10-2. GENERIC1 Register**

15	14	13	12	11	10	9	8
RESERVED						ref_mux_src	ref_mux
R/W-1Ah						R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
gpio4_input_sel				gpio1_input_sel			
R/W-3h				R/W-2h			

**表 10-4. GENERIC1 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-10	RESERVED	R/W	1Ah	RESERVED
9	ref_mux_src	R/W	0h	Reference mux control signal source. 0h = Pin 1h = ref_mux bit-field
8	ref_mux	R/W	0h	Reference mux bit override. 0h = XIN 1h = REF
7-4	gpio4_input_sel	R/W	3h	GPIO4 input signal select. <i>Do not choose the same signal on gpio1_input_sel.</i> 2h = OE 4h = OE1 5h = OE2 6h = OE3 7h = OE4
3-0	gpio1_input_sel	R/W	2h	GPIO1 input signal select. <i>Do not choose the same signal on gpio4_input_sel.</i> 2h = OE 4h = OE1 5h = OE2 6h = OE3 7h = OE4

### 10.1.3 GENERIC2 Register (Address = 2h) [reset = 53h]

GENERIC2 is shown in [図 10-3](#) and described in [表 10-5](#).

Return to [Summary Table](#).

**図 10-3. GENERIC2 Register**

15		14		13		12		11		10		9		8	
RESERVED		RESERVED		RESERVED						gpio0_output_sel					
R/W-0h		R/W-0h		R/W-0h						R/W-0h					
7		6		5		4		3		2		1		0	
		gpio4_output_sel								gpio1_output_sel					
		R/W-5h								R/W-3h					

**表 10-5. GENERIC2 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-12	RESERVED	R/W	0h	Reserved.
11-8	gpio0_output_sel	R/W	0h	GPIO0, Pin 8, output select , 0h = PLL_LOCK 1h = XTAL_OSC 2h = CAL_DONE 3h = CONF_DONE 4h = SYNC_DONE 5h = EEPROM_BUSY 6h = EEPROM_Y12 7h = EEPROM_M12 8h = I2C_LSB 9h = CLK_FSM Ah = CLK_PFD_REF Bh = CLK_PFD_FB Ch = BUF_SYNC Dh = BUF_SCL Eh = BUF_SDA

表 10-5. GENERIC2 Register Field Descriptions (続き)

BIT	FIELD	TYPE	RESET	DESCRIPTION
7-4	gpio4_output_sel	R/W	5h	GPIO4 , output select , 0h = PLL_LOCK 1h = XTAL_OSC 2h = CAL_DONE 3h = CONF_DONE 4h = SYNC_DONE 5h = EEPROM_BUSY 6h = EEPROM_Y12 7h = EEPROM_M12 8h = I2C_LSB 9h = CLK_FSM Ah = CLK_PFD_REF Bh = CLK_PFD_FB Ch = BUF_SYNC Dh = BUF_SCL Eh = BUF_SDA
3-0	gpio1_output_sel	R/W	3h	GPIO1 , output select , 0h = PLL_LOCK 1h = XTAL_OSC 2h = CAL_DONE 3h = CONF_DONE 4h = SYNC_DONE 5h = EEPROM_BUSY 6h = EEPROM_Y12 7h = EEPROM_M12 8h = I2C_LSB 9h = CLK_FSM Ah = CLK_PFD_REF Bh = CLK_PFD_FB Ch = BUF_SYNC Dh = BUF_SCL Eh = BUF_SDA

### 10.1.4 GENERIC3 Register (Address = 3h) [reset = 0h]

GENERIC3 is shown in [図 10-4](#) and described in [表 10-6](#).

Return to [Summary Table](#).

**図 10-4. GENERIC3 Register**

15	14	13	12	11	10	9	8
disable_crc	update_crc	nvmcommit	regcommit	regcommit_page	RESERVED	RESERVED	RESERVED
R/W-0h	R/WMC-0h	R/WSC-0h	R/WSC-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/WSC-0h	R/WSC-0h	R/W-0h

**表 10-6. GENERIC3 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15	disable_crc	R/W	0h	Disable the CRC computation. However if Page is selected CRC will happen after PoR (power on reset from analog). For example- after the calibration if this bit is set to '1' and apply a soft reset (or reset through pin) the configuration will bypass the CRC computation.
14	update_crc	R/WMC	0h	This is a self clearing register bit. Writing a '1' will cause the re-computation of CRC. The computed CRC can be read from the live CRC (nvmlrc) register after the status bit nvmbusyh = 0.
13	nvmcommit	R/WSC	0h	Commits contents of the EEPROM page selected by REGCOMMIT_PAGE to internal register. This register will self-clear
12	regcommit	R/WSC	0h	Commits contents of the registers to EEPROM selected by REGCOMMIT_PAGE register. This register will self-clear.
11	regcommit_page	R/W	0h	Decide which page of EEPROM to use for the Register/NVM commit operations. Note= this register is used only after the initial power-up configuration from EEPROM if any. Once power-up configuration is done with the page chosen by EEPROMSEL the value of this register will be used for subsequent configurations using Register/NVM commit operations.  0h = Page 0 1h = Page 1
10-3	RESERVED	R/W	0h	Reserved
2-1	RESERVED	R/WSC	0h	Reserved
0	RESERVED	R/W	0h	Reserved

### 10.1.5 POWER0 Register (Address = 4h) [reset = 54h]

POWER0 is shown in [図 10-5](#) and described in [表 10-7](#).

Return to [Summary Table](#).

**図 10-5. POWER0 Register**

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
pdn_ch4	RESERVED	pdn_ch3	RESERVED	pdn_ch2	RESERVED	pdn_ch1	RESERVED
R/W-0h	R/W-1h	R/W-0h	R/W-1h	R/W-0h	R/W-1h	R/W-0h	R/W-0h

**表 10-7. POWER0 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-8	RESERVED	R/W	0h	Reserved.
7	pdn_ch4	R/W	0h	Powers Down CH4 LDO. 0h = Active 1h = Power down
6	RESERVED	R/W	1h	Reserved.
5	pdn_ch3	R/W	0h	Powers Down CH3 LDO. 0h = Active 1h = Power down
4	RESERVED	R/W	1h	Reserved.
3	pdn_ch2	R/W	0h	Powers Down CH2 LDO. 0h = Active 1h = Power down
2	RESERVED	R/W	1h	Reserved.
1	pdn_ch1	R/W	0h	Powers Down CH1 LDO. 0h = Active 1h = Power down
0	RESERVED	R/W	0h	Reserved.



### 10.1.6 POWER1 Register (Address = 5h) [reset = 30h]

POWER1 is shown in [図 10-6](#) and described in [表 10-8](#).

Return to [Summary Table](#).

**図 10-6. POWER1 Register**

15		14		13		12		11		10		9		8	
RESERVED										pdn_pll_vcobuf 2		pdn_pll_vco		pdn_pll_vcobuf	
R/W-0h										R/W-0h		R/W-0h		R/W-0h	
7		6		5		4		3		2		1		0	
pdn_pll_cp		pdn_pll_lockdet		pdn_pll_psfbb		pdn_pll_psfba		RESERVED		pdn_pll_pfd		pdn_pll_psfb		pdn_ref	
R/W-0h		R/W-0h		R/W-1h		R/W-1h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	

**表 10-8. POWER1 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-11	RESERVED	R/W	0h	Reserved.
10	pdn_pll_vcobuf2	R/W	0h	Power down of VCO buffer LDO. 0h = Active 1h = Power down
9	pdn_pll_vco	R/W	0h	Power down of VCO LDO. 0h = Active 1h = Power down
8	pdn_pll_vcobuf	R/W	0h	Power down of VCO buffer. 0h = Active 1h = Power down
7	pdn_pll_cp	R/W	0h	Power down of charge pump LDO. 0h = Active 1h = Power down
6	pdn_pll_lockdet	R/W	0h	Power down of PLL lock detector. 0h = Active 1h = Power down
5	pdn_pll_psfbb	R/W	1h	Power down of PLL feedback pre-scaler. 0h = Active 1h = Power down
4	pdn_pll_psfba	R/W	1h	Active low enable of prescaler-a. Active (low) during PoR and '1' later. 1h = Power Down PFD. 0h = Otherwise.
3	RESERVED	R/W	0h	Reserved.
2	pdn_pll_pfd	R/W	0h	Active low enable of PFD. Inactive (high) till calibration and '0' afterwards. 1h = Power Down PFD. 0h = Otherwise.
1	pdn_pll_psfb	R/W	0h	Active low enable of prescaler. Active (low) during PoR and '1' later. 1h = Powers Down PS, 0h = Otherwise.

**表 10-8. POWER1 Register Field Descriptions (続き)**

BIT	FIELD	TYPE	RESET	DESCRIPTION
0	pdn_ref	R/W	0h	Powers Down Input Path LDO. Kill Switch. Do not use. 1h = PD, 0h = Otherwise.

### 10.1.7 STATUS0 Register (Address = 6h) [reset = 0h]

STATUS0 is shown in [図 10-7](#) and described in [表 10-9](#).

Return to [Summary Table](#).

**図 10-7. STATUS0 Register**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
cal_status															
R-0h															

**表 10-9. STATUS0 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-0	cal_status	R	0h	Calibration word.

### 10.1.8 STATUS1 Register (Address = 7h) [reset = 0h]

STATUS1 is shown in [図 10-8](#) and described in [表 10-10](#).

Return to [Summary Table](#).

**図 10-8. STATUS1 Register**

15	14	13	12	11	10	9	8
RESERVED				lock_det_a	pll_vco_cal_ready	nvm_rd_error	nvm_wr_error
R-0h				R-0h	R-0h	RC-0h	RC-0h
7	6	5	4	3	2	1	0
rd_error	wr_error	nvmrcrerr	nvmbusy	cal_done	config_done	unlock_s	lock_det
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R/WEX-0h	R-0h

**表 10-10. STATUS1 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-12	RESERVED	R	0h	Reserved.
11	lock_det_a	R	0h	Reads the PLL Lock status. 0h: PLL is Unlocked. 1h: PLL is locked.
10	pll_vco_cal_ready	R	0h	VCO Buffer LDO POR can be read through this register.
9	nvm_rd_error	RC	0h	Occurs when any NVM operation is issued during Read Phase of the NVM. The Read Phase of the NVM includes CRC calculation or a simple read through RD NVM Addr/Data registers from any NVM location or a NVM commit operation.
8	nvm_wr_error	RC	0h	Occurs when any NVM operation is issued during Write Phase of the NVM. Write Phase of the NVM includes a simple write into any NVM location through WR NVM Addr/Data registers or a Register Commit operation.
7	rd_error	R	0h	Reading using the I2C interface with an address above the address of the last register gives this error.
6	wr_error	R	0h	Writing using the I2C interface with an address above the address of the last register gives this error.
5	nvmrcrerr	R	0h	NVM CRC Error Indication. The NVMCRCERR bit is set to 1 if a CRC Error has been detected when reading back from on-chip EEPROM during device configuration. This bit will be cleared when NVMCOMMIT is submitted or Update CRC is issued.

表 10-10. STATUS1 Register Field Descriptions (続き)

BIT	FIELD	TYPE	RESET	DESCRIPTION
4	nvmbusy	R	0h	NVM Program Busy Indication. The NVMBUSY bit is 1 during an on-chip EEPROM Erase/Program cycle. While NVMBUSY is 1 the on-chip EEPROM cannot be accessed. When the NVM operation is completed this bit will be cleared. NVM related operations are REGcommit NVMcommit CRC calculation or simple Read/Write through RD/WR NVM.
3	cal_done	R	0h	1h = Calibration (Two rounds of Amplitude followed by calibration) is done.
2	config_done	R	0h	1 h = Configuration (CRC Check followed by transfer of EEPROM to registers) is done.
1	unlock_s	R/WEX	0h	Lock Detect Sticky Bit. This indicates the loss of lock of the PLL and this is cleared only by recalibration or a hard reset through RESETN/ SYNC pin  0h = locked  1h = unlocked
0	lock_det	R	0h	When the calibration is done frequency may or may not be locked. 1h = Frequency is locked. 0h = Otherwise  0h = unlocked  1h = locked

### 10.1.9 STATUS2 Register (Address = 8h) [reset = 0h]

STATUS2 is shown in [図 10-9](#) and described in [表 10-11](#).

Return to [Summary Table](#).

図 10-9. STATUS2 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
misc_status															
R-0h															

表 10-11. STATUS2 Register Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-0	misc_status	R	0h	Miscellaneous status word.

### 10.1.10 STATUS3 Register (Address = 9h) [reset = 0h]

STATUS3 is shown in [図 10-10](#) and described in [表 10-12](#).

Return to [Summary Table](#).

図 10-10. STATUS3 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
nvmlcrc															
R-0h															

表 10-12. STATUS3 Register Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-0	nvmlcrc	R	0h	The NVMLCRC register holds the Live CRC byte that has been calculated while reading on-chip EEPROM.

### 10.1.11 EEPROM0 Register (Address = Ah) [reset = 0h]

EEPROM0 is shown in [図 10-11](#) and described in [表 10-13](#).

Return to [Summary Table](#).

図 10-11. EEPROM0 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
nvmscrc															
R-0h															

表 10-13. EEPROM0 Register Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-0	nvmscrc	R	0h	Stored CRC value. This value is used to compare with the computed CRC and to update the CRC Status bit

### 10.1.12 EEPROM1 Register (Address = Bh) [reset = 0h]

EEPROM1 is shown in [図 10-12](#) and described in [表 10-14](#).

Return to [Summary Table](#).

図 10-12. EEPROM1 Register

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED				nvm_rd_addr			
R/W-0h				R/W-0h			

表 10-14. EEPROM1 Register Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-6	RESERVED	R/W	0h	Reserved.
5-0	nvm_rd_addr	R/W	0h	Writing an address into the NVM WR Address starts the read loop. This register will contain the data read from the EEPROM at the address provided by the NVM WR Address. The address is auto-incremented and subsequent read from the NVM RD Data register will give the data from the next EEPROM location.

### 10.1.13 EEPROM2 Register (Address = Ch) [reset = 0h]

EEPROM2 is shown in [図 10-13](#) and described in [表 10-15](#).

Return to [Summary Table](#).

**図 10-13. EEPROM2 Register**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
nvm_rd_data															
R-0h															

**表 10-15. EEPROM2 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-0	nvm_rd_data	R	0h	Reading from this register will return the data present at the EEPROM from the immediate next address location than what was programmed in the NVM RD Address register since writing into NVM RD Address register already returned the data from EEPROM from the written address. Subsequent read from this register will cause the address to be auto-incremented and cause a read from the next EEPROM location.

### 10.1.14 EEPROM3 Register (Address = Dh) [reset = 0h]

EEPROM3 is shown in [図 10-14](#) and described in [表 10-16](#).

Return to [Summary Table](#).

**図 10-14. EEPROM3 Register**

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED				nvm_wr_addr			
R/W-0h				R/W-0h			

**表 10-16. EEPROM3 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-6	RESERVED	R/W	0h	Reserved.
5-0	nvm_wr_addr	R/W	0h	Writing an address into the NVM WR Address starts the write loop. But Writing a data into the NVM WR Data register will program the EEPROM with that data at the address provided by writing into NVM WR Address initially.

### 10.1.15 EEPROM4 Register (Address = Eh) [reset = 0h]

EEPROM4 is shown in [図 10-15](#) and described in [表 10-17](#).

Return to [Summary Table](#).

**図 10-15. EEPROM4 Register**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
nvm_wr_data															
R/W-0h															

**表 10-17. EEPROM4 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-0	nvm_wr_data	R/W	0h	Writing a data into this register will program the EEPROM with the written data at the address given by NVM WR Address. Subsequent write into this register will cause the address to be auto-incremented and cause a program at the next EEPROM location.

### 10.1.16 STARTUP0 Register (Address = Fh) [reset = 37h]

STARTUP0 is shown in [図 10-16](#) and described in [表 10-18](#).

Return to [Summary Table](#).

**図 10-16. STARTUP0 Register**

15	14	13	12	11	10	9	8
ee_lock				RESERVED			zdm_auto
R/W-0h				R/W-0h			R/W-0h
7	6	5	4	3	2	1	0
bypass_cal	bypass_config	cal_mute	shift_left		gpio3_gf_en	gpio2_gf_en	acal_en
R/W-0h	R/W-0h	R/W-1h	R/W-2h		R/W-1h	R/W-1h	R/W-1h

**表 10-18. STARTUP0 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-12	ee_lock	R/W	0h	Locks EEPROM for regcommit and EEPROM write operations. To unlock, write 5h, any other value to lock.
11-9	RESERVED	R/W	0h	Reserved.
8	zdm_auto	R/W	0h	Setting this bit 1 will allow state machine to control the value of pll_ndiv and pll_psfb internally in Normal/ZDM mode of calibration. If set 0 the user has to manually program the pll_ndiv and pll_psfb
7	bypass_cal	R/W	0h	Bypass the calibration. By default two rounds of calibrations (AC followed by FC) will be done. Setting this bit to 1 will bypass the calibration.
6	bypass_config	R/W	0h	Bypass the configuration. Note that on PoR this bit is zero and hence configuration will happen. However after the first configuration this bit can be set and apply the soft/pin reset so that configuration will be bypassed.
5	cal_mute	R/W	1h	Mute the output during the calibration.  0h = Outputs stay active 1h = Outputs muted

表 10-18. STARTUP0 Register Field Descriptions (続き)

BIT	FIELD	TYPE	RESET	DESCRIPTION
4-3	shift_left	R/W	2h	Divide the ref clock (PFD clock) during calibration by 2 to the power of value  0h = 1 1h = 2 2h = 4 3h = 8
2	gpio3_gf_en	R/W	1h	Enable the glitch filter for SCL, GPIO3.  0h = Disabled 1h = Enabled
1	gpio2_gf_en	R/W	1h	Enable the glitch filter for SDA, GPIO2.  0h = Disabled 1h = Enabled
0	acal_en	R/W	1h	Enable automatic frequency calibration at power-up or EEPROM re-load.  0h = Disabled 1h = Enabled

## 10.1.17 STARTUP1 Register (Address = 10h) [reset = 921Fh]

STARTUP1 is shown in [図 10-17](#) and described in [表 10-19](#).

Return to [Summary Table](#).

図 10-17. STARTUP1 Register

15	14	13	12	11	10	9	8
pll_lock_dly						ac_init_dly	
R/W-12h						R/W-10h	
7	6	5	4	3	2	1	0
ac_init_dly				cp_dly			
R/W-10h				R/W-1Fh			

表 10-19. STARTUP1 Register Field Descriptions

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-11	pll_lock_dly	R/W	12h	Wait time before lock detect goes high after the calibration. Expected value is approximately 1 ms. The actual delay will be $4 \times T \times \{\text{programmed value}\}$ where $T = 200\text{ns}$ typically.
10-5	ac_init_dly	R/W	10h	Peak detector settling time, that is, pll_en_peakdet_vco going high to first cross code change. Expected value is 1.6 $\mu\text{s}$ . The actual delay will be $4 \times T \times \{\text{programmed value}\}$ where $T = 200\text{ns}$ typically.



**表 10-19. STARTUP1 Register Field Descriptions (続き)**

BIT	FIELD	TYPE	RESET	DESCRIPTION
4-0	cp_dly	R/W	1Fh	Delay from vtune driver enable (pll_en_vtune_drv) going high to peak detector enable (pll_en_peakdet_vco) going high. Expected delay is 200 $\mu$ s. The actual delay will be $64 \times T \times \{\text{programmed value}\}$ where $T = 200\text{ns}$ typically.

### 10.1.18 STARTUP2 Register (Address = 11h) [reset = 6C4h]

STARTUP2 is shown in [図 10-18](#) and described in [表 10-20](#).

Return to [Summary Table](#).

**図 10-18. STARTUP2 Register**

15	14	13	12	11	10	9	8
RESERVED	switch_dly				err_cnt		
R/W-0h		R/W-0h				R/W-6h	
7	6	5	4	3	2	1	0
fc_setl_dly		ac_cmp_dly					
R/W-3h		R/W-4h					

**表 10-20. STARTUP2 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15	RESERVED	R/W	0h	Reserved.
14-11	switch_dly	R/W	0h	Indicates number of digital clocks to wait before SSM clock is turned off after all the active signals are low. Internally scaled up by 2 <sup>6</sup> . Digital clock period is 200ns typically.
10-8	err_cnt	R/W	6h	Indicates how long to wait for before declaring lock detect. In PFD clocks period.  0h = 32 1h = 64 2h = 128 3h = 256
7-6	fc_setl_dly	R/W	3h	Delay between two cap codes in terms of REFCLK period. Expected value is 1 $\mu$ s. The actual delay will be 32 $\times$ T $\times$ {programmed value} where T is the refclk period.
5-0	ac_cmp_dly	R/W	4h	Delay between successive cross code change. Expected value is 1 $\mu$ s. The actual delay will be 4 $\times$ T $\times$ {programmed value} where T = 200ns typically.

### 10.1.19 REV0 Register (Address = 18h) [reset = 601h]

REV0 is shown in [図 10-19](#) and described in [表 10-21](#).

Return to [Summary Table](#).

**図 10-19. REV0 Register**

15	14	13	12	11	10	9	8
RESERVED							
R/W-6h							
7	6	5	4	3	2	1	0
rev_reg							
R-1h							

**表 10-21. REV0 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-8	Reserved	R	06h	Reserved
7-0	rev_reg	R	1h	Revision ID register. 1h = CDCl6214

### 10.1.20 INPUT0 Register (Address = 1Ah) [reset = B14h]

INPUT0 is shown in [図 10-20](#) and described in [表 10-22](#).

Return to [Summary Table](#).

**図 10-20. INPUT0 Register**

15		14		13		12		11		10		9		8	
ref_inbuf_ctrl		RESERVED		RESERVED		ip_xo_cload									
R/W-0h		R/W-0h		R/W-0h		R/W-Bh									
7		6		5		4		3		2		1		0	
RESERVED				ip_xo_gm						xin_inbuf_ctrl					
R/W-0h				R/W-5h						R/W-0h					

**表 10-22. INPUT0 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15	ref_inbuf_ctrl	R/W	0h	Reference input buffer select. 0h = LVCMOS 1h = AC-Differential
14	RESERVED	R/W	0h	RESERVED
13	RESERVED	R/W	0h	RESERVED

**表 10-22. INPUT0 Register Field Descriptions (続き)**

BIT	FIELD	TYPE	RESET	DESCRIPTION
12-8	ip_xo_cload	R/W	Bh	Selects load cap for XO (up to 9 pF) in 5 bit binary selection). Step size is about 200 fF.  0h = 3.0 pF 1h = 3.2 pF 2h = 3.4 pF 3h = 3.6 pF 4h = 3.8 pF 5h = 4.0 pF 6h = 4.2 pF 7h = 4.4 pF 8h = 4.6 pF 9h = 4.8 pF Ah = 5.0 pF Bh = 5.2 pF Ch = 5.4 pF Dh = 5.6 pF Eh = 5.8 pF Fh = 6.0 pF 10h = 6.2 pF 11h = 6.4 pF 12h = 6.5 pF 13h = 6.7 pF 14h = 6.9 pF 15h = 7.1 pF 16h = 7.3 pF 17h = 7.5 pF 18h = 7.7 pF 19h = 7.9 pF 1Ah = 8.1 pF 1Bh = 8.3 pF 1Ch = 8.5 pF 1Dh = 8.7 pF 1Eh = 8.9 pF 1Fh = 9.0 pF
7-6	RESERVED	R/W	0h	RESERVED

表 10-22. INPUT0 Register Field Descriptions (続き)

BIT	FIELD	TYPE	RESET	DESCRIPTION
5-2	ip_xo_gm	R/W	5h	Tune bias current for XO. Gm programmability. Typical values: 0h = Disabled 1h = 14 $\mu$ A 2h = 29 $\mu$ A 3h = 44 $\mu$ A 4h = 59 $\mu$ A 5h = 148 $\mu$ A 6h = 295 $\mu$ A 7h = 443 $\mu$ A 8h = 591 $\mu$ A 9h = 884 $\mu$ A Ah = 1177 $\mu$ A Bh = 1468 $\mu$ A Ch = 1758 $\mu$ A
1-0	xin_inbuf_ctrl	R/W	0h	Input buffer select. 0h = XO 1h = CMOS 2h = DIFF

### 10.1.21 INPUT1 Register (Address = 1Bh) [reset = 0h]

INPUT1 is shown in [図 10-21](#) and described in [表 10-23](#).

Return to [Summary Table](#).

**図 10-21. INPUT1 Register**

15		14		13		12		11		10		9		8	
RESERVED		ip_byp_en_ch4		ip_byp_en_ch3		ip_byp_en_ch2		ip_byp_en_ch1		ip_byp_en_y0		ip_byp_mux		ip_rst_rdiv	
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7		6		5		4		3		2		1		0	
ip_rdiv															
R/W-0h															

**表 10-23. INPUT1 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15	RESERVED	R/W	0h	RESERVED
14	ip_byp_en_ch4	R/W	0h	Bypass path buffer enable for CH4. This is required to drive a bypass signal using ch4_iod_mux.  0h = disabled 1h = enabled
13	ip_byp_en_ch3	R/W	0h	Bypass path buffer enable for CH3. This is required to drive a bypass signal using ch3_iod_mux.  0h = disabled 1h = enabled
12	ip_byp_en_ch2	R/W	0h	Bypass path buffer enable for CH2. This is required to drive a bypass signal using ch2_iod_mux.  0h = disabled 1h = enabled
11	ip_byp_en_ch1	R/W	0h	Bypass path buffer enable for CH1. This is required to drive a bypass signal using ch1_iod_mux.  0h = disabled 1h = enabled
10	ip_byp_en_y0	R/W	0h	Enable input clock to come out on Y0 buffer.
9	ip_byp_mux	R/W	0h	Selects Y0 clock between "REF_CLK" and "PFD_CLK".  0h = REF 1h = PFD
8	ip_rst_rdiv	R/W	0h	Resets flops in ref divider. Active (high) during power on reset or SWRST or pin reset and inactive afterwards.

表 10-23. INPUT1 Register Field Descriptions (続き)

BIT	FIELD	TYPE	RESET	DESCRIPTION
7-0	ip_rdiv	R/W	0h	Reference clock divider. 0 = Doubler ON, 1 = /1, 2 = /2. and so forth. 0h = x2 1h = /1 2h = /2 3h = /3 4h = /4 5h = /5 ... FFh = /255



### 10.1.22 INPUT\_DBG0 Register (Address = 1Ch) [reset = 0h]

INPUT\_DBG0 is shown in [図 10-22](#) and described in [表 10-24](#).

Return to [Summary Table](#).

**図 10-22. INPUT\_DBG0 Register**

15	14	13	12	11	10	9	8
RESERVED		RESERVED		RESERVED		RESERVED	
R/W-0h		R/W-0h		R/W-0h		R/W-0h	
7	6	5	4	3	2	1	0
RESERVED		RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
R/W-0h		R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**表 10-24. INPUT\_DBG0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-6	RESERVED	R/W	0h	RESERVED.
5	RESERVED	R/W	0h	RESERVED
4	RESERVED	R/W	0h	RESERVED
3	RESERVED	R/W	0h	RESERVED
2	RESERVED	R/W	0h	RESERVED
1	RESERVED	R/W	0h	RESERVED
0	RESERVED	R/W	0h	RESERVED

### 10.1.23 PLL0 Register (Address = 1Dh) [reset = Ch]

PLL0 is shown in [図 10-23](#) and described in [表 10-25](#).

Return to [Summary Table](#).

**図 10-23. PLL0 Register**

15	14	13	12	11	10	9	8
pll_psfb		pll_ndiv					
R/W-0h		R/W-Ch					
7	6	5	4	3	2	1	0
pll_ndiv							
R/W-Ch							

**表 10-25. PLL0 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-14	pll_psfb	R/W	0h	Programming bits for PLL feedback pre-scaler. 0h = /4 1h = /5 2h = /6
13-0	pll_ndiv	R/W	Ch	Feedback divider, must be at least 6h.

**10.1.24 PLL1 Register (Address = 1Eh) [reset = 5140h]**

PLL1 is shown in [図 10-24](#) and described in [表 10-26](#).

Return to [Summary Table](#).

**図 10-24. PLL1 Register**

15	14	13	12	11	10	9	8
pll_cp_up						pll_cp_dn	
R/W-14h						R/W-14h	
7	6	5	4	3	2	1	0
pll_cp_dn				pll_psb		pll_psa	
R/W-14h				R/W-0h		R/W-0h	

**表 10-26. PLL1 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-10	pll_cp_up	R/W	14h	Programming bits for up current of CP. 0h = 0.0 mA 1h = 0.1 mA 2h = 0.2 mA 3h = 0.3 mA [...] 1Fh = 3.1 mA <b>37h = 3.2 mA</b> 38h = 3.3 mA [...] 3Dh = 3.8 mA 3Eh = 3.9 mA 3Fh = 4.0 mA
9-4	pll_cp_dn	R/W	14h	Programming bits for down current of CP. 0h = 0.0 mA 1h = 0.1 mA 2h = 0.2 mA 3h = 0.3 mA [...] 1Fh = 3.1 mA <b>37h = 3.2 mA</b> 38h = 3.3 mA [...] 3Dh = 3.8 mA 3Eh = 3.9 mA 3Fh = 4.0 mA

**表 10-26. PLL1 Register Field Descriptions (続き)**

BIT	FIELD	TYPE	RESET	DESCRIPTION
3-2	pll_psb	R/W	0h	Programming bits for pre-scaler B. 0h = /4 1h = /5 2h = /6
1-0	pll_psa	R/W	0h	Programming bits for pre-scaler A. 0h = /4 1h = /5 2h = /6

### 10.1.25 PLL2 Register (Address = 1Fh) [reset = 1E72h]

PLL2 is shown in [図 10-25](#) and described in [表 10-27](#).

Return to [Summary Table](#).

**図 10-25. PLL2 Register**

15	14	13	12	11	10	9	8
RESERVED			pll_lf_zcap				pll_lf_res
R/W-0h			R/W-Fh				R/W-3h
7	6	5	4	3	2	1	0
pll_lf_res			pll_lf_pcap				
R/W-3h			R/W-12h				

**表 10-27. PLL2 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-14	RESERVED	R/W	0h	RESERVED.
13-9	pll_lf_zcap	R/W	Fh	Programming bits of cap value of zero of loop-filter. 0h = 000 pF 1h = 030 pF 2h = 060 pF 3h = 090 pF 4h = 120 pF 5h = 150 pF 6h = 180 pF 7h = 210 pF 8h = 240 pF 9h = 270 pF Ah = 300 pF Bh = 330 pF Ch = 360 pF Dh = 390 pF Eh = 420 pF Fh = 450 pF 10h = 480 pF 11h = 510 pF 12h = 540 pF 13h = 570 pF 14h = 600 pF

**表 10-27. PLL2 Register Field Descriptions (続き)**

BIT	FIELD	TYPE	RESET	DESCRIPTION
8-5	pll_lf_res	R/W	3h	Programming bits of res value of zero of loop-filter. 0h = open kΩ 1h = 00.5 kΩ 2h = 01.5 kΩ 3h = 02.5 kΩ 4h = 03.5 kΩ 5h = 04.5 kΩ 6h = 05.5 kΩ 7h = 06.5 kΩ 8h = 07.5 kΩ 9h = 08.5 kΩ Ah = 09.5 kΩ Bh = 10.5 kΩ Ch = 11.5 kΩ
4-0	pll_lf_pcap	R/W	12h	Programming bits of cap value of pole of loop-filter. 0h = 00.0 pF 1h = 00.5 pF 2h = 01.5 pF 3h = 02.5 pF 4h = 03.5 pF 5h = 04.5 pF 6h = 05.5 pF 7h = 06.5 pF 8h = 07.5 pF 9h = 08.5 pF Ah = 09.5 pF Bh = 10.5 pF Ch = 11.5 pF Dh = 12.5 pF Eh = 13.5 pF Fh = 14.5 pF 10h = 15.5 pF 11h = 16.5 pF 12h = 17.5 pF 13h = 18.5 pF 14h = 19.5 pF

### 10.1.26 PLL4 Register (Address = 21h) [reset = 7h]

PLL4 is shown in [図 10-26](#) and described in [表 10-28](#).

Return to [Summary Table](#).

**図 10-26. PLL4 Register**

15	14	13	12	11	10	9	8
RESERVED	RESERVED			RESERVED			RESERVED
R/W-0h	R/W-0h			R/W-0h			R/W-0h
7	6	5	4	3	2	1	0
RESERVED	pll_pfd_dly_ctrl		pll_lockdet_window			pll_lockdet_wait	
R/W-0h	R/W-0h		R/W-1h			R/W-3h	

**表 10-28. PLL4 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-7	RESERVED	R/W	0h	Reserved.
6-5	pll_pfd_dly_ctrl	R/W	0h	Programming of PFD reset delay. In PFD period.  0h = 2 1h = 6 2h = 10 3h = 14
4-2	pll_lockdet_window	R/W	1h	Programmability of PFD input and output time window for lock detect.  0h = disabled 1h = typical 1.4 ns 2h = typical 2.6 ns 3h = typical 3.9 ns 4h = typical 5.2 ns 5h = typical 6.4 ns 6h = typical 7.6 ns 7h = typical 8.9 ns
1-0	pll_lockdet_wait	R/W	3h	Programmability of analog lock detect timer. In PFD cycles  0h = 1 1h = 16 2h = 64 3h = 128

### 10.1.27 CH1\_CTRL0 Register (Address = 23h) [reset = 8000h]

CH1\_CTRL0 is shown in [図 10-27](#) and described in [表 10-29](#).

Return to [Summary Table](#).

**図 10-27. CH1\_CTRL0 Register**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															
R/WEX-8000h															

**表 10-29. CH1\_CTRL0 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-0	RESERVED	R/WEX	8000h	RESERVED

### 10.1.28 CH1\_CTRL1 Register (Address = 24h) [reset = 0h]

CH1\_CTRL1 is shown in [図 10-28](#) and described in [表 10-30](#).

Return to [Summary Table](#).

**図 10-28. CH1\_CTRL1 Register**

15	14	13	12	11	10	9	8
RESERVED							RESERVED
R/W-0h							R/WEX-0h
7	6	5	4	3	2	1	0
RESERVED							
R/WEX-0h							

**表 10-30. CH1\_CTRL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R/W	0h	RESERVED.
8-0	RESERVED	R/WEX	0h	RESERVED.

**10.1.29 CH1\_CTRL2 Register (Address = 25h) [reset = 8003h]**

CH1\_CTRL2 is shown in [図 10-29](#) and described in [表 10-31](#).

Return to [Summary Table](#).

**図 10-29. CH1\_CTRL2 Register**

15	14	13	12	11	10	9	8
ch1_iod_mux		ch1_iod_div					
R/W-2h		R/WEX-3h					
7	6	5	4	3	2	1	0
ch1_iod_div							
R/WEX-3h							

**表 10-31. CH1\_CTRL2 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-14	ch1_iod_mux	R/W	2h	Input Clock selection for IOD.  0h = PSA 1h = PSB 3h = REF
13-0	ch1_iod_div	R/WEX	3h	IOD Division Value. 0h = Powers Down, Output=Input/IOD_DIV



### 10.1.30 CH1\_CTRL3 Register (Address = 26h) [reset = 9h]

CH1\_CTRL3 is shown in [図 10-30](#) and described in [表 10-32](#).

Return to [Summary Table](#).

**図 10-30. CH1\_CTRL3 Register**

15			14			13			12			11			10			9			8		
ch1_sync_delay									ch1_sync_en			RESERVED			ch1_mute_sel								
R/W-0h									R/W-0h			R/W-0h			R/W-0h								
7			6			5			4			3			2			1			0		
ch1_mute			ch1_cmos_pol			ch1_outbuf_ctrl						ch1_mux											
R/W-0h			R/W-0h			R/W-2h						R/W-1h											

**表 10-32. CH1\_CTRL3 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-11	ch1_sync_delay	R/W	0h	Sync Delay cycles of IOD Input Clock. One cycle is a period of the selected pre-scaler clock.
10	ch1_sync_en	R/W	0h	Enables SYNC for the channel. 0h = Disabled 1h = Enabled
9	RESERVED	R/W	0h	Reserved.
8	ch1_mute_sel	R/W	0h	Mute selection for Output Channel. 0h = P=L N=H 1h = P=H N=L
7	ch1_mute	R/W	0h	To mute the output on this channel. 0h = Un-mutes the output. 1h = mutes the output.
4-2	ch1_outbuf_ctrl	R/W	2h	Select the output buffer format. 0h = disabled 1h = LVDS <sup>(1)</sup> 2h = HCSL 3h = CML 4h = LVPECL
1-0	ch1_mux	R/W	1h	Output Clock Selection. 1h = CH1 2h = CH2

(1) For DC-connection program `chx_lvds_cmtrim_inc = 0` and `ch[4:1]_1p8vdet` in [表 10-53](#) and [表 10-52](#) accordingly.

**10.1.31 CH1\_CTRL4 Register (Address = 27h) [reset = 679h]**

 CH1\_CTRL4 is shown in [図 10-31](#) and described in [表 10-33](#).

 Return to [Summary Table](#).

**図 10-31. CH1\_CTRL4 Register**

15		14		13		12		11		10		9		8	
RESERVED		RESERVED		RESERVED		RESERVED		RESERVED				RESERVED			
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-3h				R/W-0h			
7		6		5		4		3		2		1		0	
RESERVED			RESERVED			RESERVED		RESERVED		RESERVED		RESERVED		ch1_glitchless_en	
R/W-1h			R/W-3h			R/W-1h		R/W-0h		R/W-0h		R/W-1h			

**表 10-33. CH1\_CTRL4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R/W	0h	RESERVED
11-9	RESERVED	R/W	3h	RESERVED
8	RESERVED	R/W	0h	RESERVED
7-6	RESERVED	R/W	1h	RESERVED
5-4	RESERVED	R/W	3h	RESERVED
3	RESERVED	R/W	1h	RESERVED
2	RESERVED	R/W	0h	RESERVED
1	RESERVED	R/W	0h	RESERVED
0	ch1_glitchless_en	R/W	1h	Enables Glitchless switching for Output Channel.  0h = Immediate 1h = Glitchless

**10.1.32 CH1\_CTRL5 Register (Address = 28h) [reset = 8h]**

 CH1\_CTRL5 is shown in [図 10-32](#) and described in [表 10-34](#).

 Return to [Summary Table](#).

**図 10-32. CH1\_CTRL5 Register**

15		14		13		12		11		10		9		8	
RESERVED															
R/W-0h															
7		6		5		4		3		2		1		0	
RESERVED								ch1_1p8vdet		RESERVED		RESERVED		RESERVED	
R/W-0h								R/W-1h		R/W-0h		R/W-0h		R/W-0h	

**表 10-34. CH1\_CTRL5 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-4	RESERVED	R/W	0h	RESERVED.

表 10-34. CH1\_CTRL5 Register Field Descriptions (続き)

BIT	FIELD	TYPE	RESET	DESCRIPTION
3	ch1_1p8vdet	R/W	1h	Specify supply on the channel. 0h = 2.5 V or 3.3 V 1h = 1.8 V
2-0	RESERVED	R/W	0h	RESERVED

### 10.1.33 CH2\_CTRL0 Register (Address = 29h) [reset = 8000h]

CH2\_CTRL0 is shown in [図 10-33](#) and described in [表 10-35](#).

Return to [Summary Table](#).

図 10-33. CH2\_CTRL0 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															
R/WEX-8000h															

表 10-35. CH2\_CTRL0 Register Field Descriptions

Bit	Field	Type	Reset	Description
15-0	RESERVED	R/WEX	8000h	RESERVED

### 10.1.34 CH2\_CTRL1 Register (Address = 2Ah) [reset = 0h]

CH2\_CTRL1 is shown in [図 10-34](#) and described in [表 10-36](#).

Return to [Summary Table](#).

**図 10-34. CH2\_CTRL1 Register**

15	14	13	12	11	10	9	8
RESERVED							RESERVED
R/W-0h							R/WEX-0h
7	6	5	4	3	2	1	0
RESERVED							
R/WEX-0h							

**表 10-36. CH2\_CTRL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R/W	0h	RESERVED.
8-0	RESERVED	R/WEX	0h	RESERVED.

### 10.1.35 CH2\_CTRL2 Register (Address = 2Bh) [reset = 0h]

CH2\_CTRL2 is shown in [図 10-35](#) and described in [表 10-37](#).

Return to [Summary Table](#).

**図 10-35. CH2\_CTRL2 Register**

15	14	13	12	11	10	9	8
ch2_iod_mux			ch2_iod_div				
R/W-0h			R/WEX-0h				
7	6	5	4	3	2	1	0
ch2_iod_div							
R/WEX-0h							

**表 10-37. CH2\_CTRL2 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-14	ch2_iod_mux	R/W	0h	Input Clock selection for IOD. 0h = PSA 1h = PSB 3h = REF
13-0	ch2_iod_div	R/WEX	0h	IOD Division Value. 0h = Powers Down, Output = Input/IOD_DIV

### 10.1.36 CH2\_CTRL3 Register (Address = 2Ch) [reset = 8h]

CH2\_CTRL3 is shown in [図 10-36](#) and described in [表 10-38](#).

Return to [Summary Table](#).

**図 10-36. CH2\_CTRL3 Register**

15			14			13			12			11			10			9			8		
ch2_sync_delay						ch2_sync_en			RESERVED			ch2_mute_sel											
R/W-0h						R/W-0h			R/W-0h			R/W-0h											
7			6			5			4			3			2			1			0		
ch2_mute			ch2_cmos_pol			ch2_outbuf_ctrl						ch2_mux											
R/W-0h			R/W-0h			R/W-2h						R/W-0h											

**表 10-38. CH2\_CTRL3 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-11	ch2_sync_delay	R/W	0h	Sync Delay cycles of IOD Input Clock. One cycle is a period of the selected pre-scaler clock.
10	ch2_sync_en	R/W	0h	Enables SYNC for the channel. 0h = Disabled 1h = Enabled
9	RESERVED	R/W	0h	RESERVED.
8	ch2_mute_sel	R/W	0h	Mute selection for Output Channel. 0h = P=L N=H 1h = P=H N=L
7	ch2_mute	R/W	0h	To mute the output on this channel. 0h = Un-mutes the output. 1h = mutes the output.
6-5	ch2_cmos_pol	R/W	0h	programmability of output CMOS buffer polarity. 0h = P+ N+ 1h = P+ N- 2h = P- N+ 3h = P- N-
4-2	ch2_outbuf_ctrl	R/W	2h	Select the output buffer format. 0h = disabled 1h = LVDS <sup>(1)</sup> 2h = HCSL 3h = CML 4h = LVPECL 5h = CMOSPN 6h = CMOSP 7h = CMOSN

表 10-38. CH2\_CTRL3 Register Field Descriptions (続き)

BIT	FIELD	TYPE	RESET	DESCRIPTION
1-0	ch2_mux	R/W	0h	Output Clock Selection. 0h = CH1 1h = CH2 2h = CH3

(1) For DC-connection program *chx\_lvds\_cmtrim\_inc* = 0 and *ch[4:1]\_1p8vdet* in 表 10-53 and 表 10-52 accordingly.

### 10.1.37 CH2\_CTRL4 Register (Address = 2Dh) [reset = 71h]

CH2\_CTRL4 is shown in [図 10-37](#) and described in [表 10-39](#).

Return to [Summary Table](#).

**図 10-37. CH2\_CTRL4 Register**

15		14		13		12		11		10		9		8	
RESERVED		RESERVED		RESERVED		RESERVED		RESERVED				RESERVED			
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-0h				R/W-0h			
7		6		5		4		3		2		1		0	
RESERVED			RESERVED			RESERVED		RESERVED		RESERVED		RESERVED		ch2_glitchless_en	
R/W-1h			R/W-3h			R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-1h	

**表 10-39. CH2\_CTRL4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R/W	0h	RESERVED
11-8	RESERVED	R/W	0h	RESERVED
7-6	RESERVED	R/W	1h	RESERVED
5-4	RESERVED	R/W	3h	RESERVED
3-1	RESERVED	R/W	0h	RESERVED
0	ch2_glitchless_en	R/W	1h	Enables Glitchless switching for Output Channel.  0h = Immediate 1h = Glitchless

### 10.1.38 CH2\_CTRL5 Register (Address = 2Eh) [reset = 8h]

CH2\_CTRL5 is shown in [図 10-38](#) and described in [表 10-40](#).

Return to [Summary Table](#).

**図 10-38. CH2\_CTRL5 Register**

15		14		13		12		11		10		9		8	
RESERVED															
R/W-0h															
7		6		5		4		3		2		1		0	
RESERVED								ch2_1p8vdet		RESERVED		RESERVED		RESERVED	
R/W-0h								R/W-1h		R/W-0h		R/W-0h		R/W-0h	

**表 10-40. CH2\_CTRL5 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-4	RESERVED	R/W	0h	RESERVED.
3	ch2_1p8vdet	R/W	1h	Specify supply on the channel.  0h = 2.5 V or 3.3 V 1h = 1.8 V
2-0	RESERVED	R/W	0h	RESERVED

**10.1.39 CH3\_CTRL0 Register (Address = 2Fh) [reset = 8000h]**

CH3\_CTRL0 is shown in [図 10-39](#) and described in [表 10-41](#).

Return to [Summary Table](#).

**図 10-39. CH3\_CTRL0 Register**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															
R/WEX-8000h															

**表 10-41. CH3\_CTRL0 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-0	RESERVED	R/WEX	8000h	RESERVED



### 10.1.40 CH3\_CTRL1 Register (Address = 30h) [reset = 0h]

CH3\_CTRL1 is shown in [図 10-40](#) and described in [表 10-42](#).

Return to [Summary Table](#).

**図 10-40. CH3\_CTRL1 Register**

15	14	13	12	11	10	9	8
RESERVED							RESERVED
R/W-0h							R/WEX-0h
7	6	5	4	3	2	1	0
RESERVED							
R/WEX-0h							

**表 10-42. CH3\_CTRL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R/W	0h	RESERVED.
8-0	RESERVED	R/WEX	0h	RESERVED

### 10.1.41 CH3\_CTRL2 Register (Address = 31h) [reset = 0h]

CH3\_CTRL2 is shown in [図 10-41](#) and described in [表 10-43](#).

Return to [Summary Table](#).

**図 10-41. CH3\_CTRL2 Register**

15	14	13	12	11	10	9	8
ch3_iod_mux			ch3_iod_div				
R/W-0h			R/WEX-0h				
7	6	5	4	3	2	1	0
ch3_iod_div							
R/WEX-0h							

**表 10-43. CH3\_CTRL2 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-14	ch3_iod_mux	R/W	0h	Input Clock selection for IOD. 0h = PSA 1h = PSB 3h = REF
13-0	ch3_iod_div	R/WEX	0h	IOD Division Value. 0h = Powers Down, Output=Input/IOD_DIV

**10.1.42 CH3\_CTRL3 Register (Address = 32h) [reset = 4h]**

 CH3\_CTRL3 is shown in [Figure 10-42](#) and described in [Table 10-44](#).

 Return to [Summary Table](#).

**Figure 10-42. CH3\_CTRL3 Register**

15	14	13	12	11	10	9	8
ch3_sync_delay				ch3_sync_en	RESERVED	ch3_mute_sel	
R/W-0h				R/W-0h	R/W-0h	R/W-0h	
7	6	5	4	3	2	1	0
ch3_mute	ch3_cmos_pol		ch3_outbuf_ctrl			ch3_mux	
R/W-0h	R/W-0h		R/W-1h			R/W-0h	

**Table 10-44. CH3\_CTRL3 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-11	ch3_sync_delay	R/W	0h	Sync Delay cycles of IOD Input Clock. One cycle is a period of the selected pre-scaler clock.
10	ch3_sync_en	R/W	0h	Enables SYNC for the channel. 0h = Disabled 1h = Enabled
9	RESERVED	R/W	0h	RESERVED.
8	ch3_mute_sel	R/W	0h	Mute selection for Output Channel. 0h = P=L N=H 1h = P=H N=L
7	ch3_mute	R/W	0h	To mute the output on this channel. 0h = Un-mutes the output. 1h = mutes the output.
6-5	ch3_cmos_pol	R/W	0h	programmability of output CMOS buffer polarity. 0h = P+ N+ 1h = P+ N- 2h = P- N+ 3h = P- N-
4-2	ch3_outbuf_ctrl	R/W	1h	Select the output buffer format. 0h = disabled 1h = LVDS <sup>(1)</sup> 2h = HCSL 3h = CML 4h = LVPECL 5h = CMOSPN 6h = CMOSP 7h = CMOSN

**表 10-44. CH3\_CTRL3 Register Field Descriptions (続き)**

BIT	FIELD	TYPE	RESET	DESCRIPTION
1-0	ch3_mux	R/W	0h	Output Clock Selection. 0h = CH2 1h = CH3 2h = CH4

(1) For DC-connection program `chx_lvds_cmtrim_inc = 0` and `ch[4:1]_1p8vdet` in 表 10-53 and 表 10-52 accordingly.

### 10.1.43 CH3\_CTRL4 Register (Address = 33h) [reset = 671h]

CH3\_CTRL4 is shown in [図 10-43](#) and described in [表 10-45](#).

Return to [Summary Table](#).

**図 10-43. CH3\_CTRL4 Register**

15		14		13		12		11		10		9		8	
RESERVED		RESERVED		RESERVED		RESERVED		RESERVED				RESERVED			
R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-3h				R/W-0h			
7		6		5		4		3		2		1		0	
RESERVED			RESERVED			RESERVED		RESERVED		RESERVED		RESERVED		ch3_glitchless_en	
R/W-1h			R/W-3h			R/W-0h		R/W-0h		R/W-0h		R/W-0h		R/W-1h	

**表 10-45. CH3\_CTRL4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R/W	0h	RESERVED
11-9	RESERVED	R/W	3h	RESERVED
8	RESERVED	R/W	0h	RESERVED
7-6	RESERVED	R/W	1h	RESERVED
5-4	RESERVED	R/W	3h	RESERVED
3-1	RESERVED	R/W	0h	RESERVED
0	ch3_glitchless_en	R/W	1h	Enables Glitchless switching for Output Channel. 0h = Immediate 1h = Glitchless

### 10.1.44 CH3\_CTRL5 Register (Address = 34h) [reset = 8h]

CH3\_CTRL5 is shown in [図 10-44](#) and described in [表 10-46](#).

Return to [Summary Table](#).

**図 10-44. CH3\_CTRL5 Register**

15		14		13		12		11		10		9		8	
RESERVED															
R/W-0h															
7		6		5		4		3		2		1		0	
RESERVED								ch3_1p8vdet		RESERVED		RESERVED		RESERVED	
R/W-0h								R/W-1h		R/W-0h		R/W-0h		R/W-0h	

**表 10-46. CH3\_CTRL5 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-4	RESERVED	R/W	0h	RESERVED.
3	ch3_1p8vdet	R/W	1h	Specify supply on the channel. 0h = 2.5 V or 3.3 V 1h = 1.8 V

**表 10-46. CH3\_CTRL5 Register Field Descriptions (続き)**

BIT	FIELD	TYPE	RESET	DESCRIPTION
2-0	RESERVED	R/W	0h	RESERVED

#### 10.1.45 CH4\_CTRL0 Register (Address = 35h) [reset = 8000h]

CH4\_CTRL0 is shown in [図 10-45](#) and described in [表 10-47](#).

Return to [Summary Table](#).

**図 10-45. CH4\_CTRL0 Register**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															
R/WEX-8000h															

**表 10-47. CH4\_CTRL0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	RESERVED	R/WEX	8000h	RESERVED

### 10.1.46 CH4\_CTRL1 Register (Address = 36h) [reset = 0h]

CH4\_CTRL1 is shown in [図 10-46](#) and described in [表 10-48](#).

Return to [Summary Table](#).

**図 10-46. CH4\_CTRL1 Register**

15	14	13	12	11	10	9	8
RESERVED							RESERVED
R/W-0h							R/WEX-0h
7	6	5	4	3	2	1	0
RESERVED							
R/WEX-0h							

**表 10-48. CH4\_CTRL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-9	RESERVED	R/W	0h	RESERVED.
8-0	RESERVED	R/WEX	0h	RESERVED

### 10.1.47 CH4\_CTRL2 Register (Address = 37h) [reset = 0h]

CH4\_CTRL2 is shown in [図 10-47](#) and described in [表 10-49](#).

Return to [Summary Table](#).

**図 10-47. CH4\_CTRL2 Register**

15	14	13	12	11	10	9	8
ch4_iod_mux			ch4_iod_div				
R/W-0h			R/WEX-0h				
7	6	5	4	3	2	1	0
ch4_iod_div							
R/WEX-0h							

**表 10-49. CH4\_CTRL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	ch4_iod_mux	R/W	0h	Input Clock selection for IOD. 0h = PSA 1h = PSB 3h = REF
13-0	ch4_iod_div	R/WEX	0h	IOD Division Value. 0h = Powers Down, Output=Input/IOD_DIV.

### 10.1.48 CH4\_CTRL3 Register (Address = 38h) [reset = 4h]

CH4\_CTRL3 is shown in [図 10-48](#) and described in [表 10-50](#).

Return to [Summary Table](#).

**図 10-48. CH4\_CTRL3 Register**

15	14	13	12	11	10	9	8
ch4_sync_delay				ch4_sync_en	RESERVED	ch4_mute_sel	
R/W-0h				R/W-0h	R/W-0h	R/W-0h	
7	6	5	4	3	2	1	0
ch4_mute	ch4_cmos_pol		ch4_outbuf_ctrl			ch4_mux	
R/W-0h	R/W-0h		R/W-1h			R/W-0h	

**表 10-50. CH4\_CTRL3 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-11	ch4_sync_delay	R/W	0h	Sync Delay cycles of IOD Input Clock. One cycle is a period of the selected pre-scaler clock.
10	ch4_sync_en	R/W	0h	Enables SYNC for the channel. 0h = Disabled 1h = Enabled
9	RESERVED	R/W	0h	RESERVED.
8	ch4_mute_sel	R/W	0h	Mute selection for Output Channel. 0h = P=L N=H 1h = P=H N=L
7	ch4_mute	R/W	0h	To mute the output on this channel. 0h = Un-mutes the output. 1h = mutes the output.
4-2	ch4_outbuf_ctrl	R/W	1h	Select the output buffer format. 0h = disabled 1h = LVDS <sup>(1)</sup> 2h = HCSL 3h = CML 4h = LVPECL
1-0	ch4_mux	R/W	0h	Output Clock Selection. 0h = Previous Channel, 1h = Current Channel, 2h = Next Channel, 3h = AGND 0h = CH3 1h = CH4

(1) For DC-connection program `chx_lvds_cmtrim_inc = 0` and `ch[4:1]_1p8vdet` in [表 10-53](#) and [表 10-52](#) accordingly.

**10.1.49 CH4\_CTRL4 Register (Address = 39h) [reset = 71h]**

 CH4\_CTRL4 is shown in [図 10-49](#) and described in [表 10-51](#).

 Return to [Summary Table](#).

**図 10-49. CH4\_CTRL4 Register**

15	14	13	12	11	10	9	8
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED			RESERVED
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h			R/W-0h
7	6	5	4	3	2	1	0
RESERVED		RESERVED		RESERVED	RESERVED	RESERVED	ch4_glitchless_en
R/W-1h		R/W-3h		R/W-0h	R/W-0h	R/W-0h	R/W-1h

**表 10-51. CH4\_CTRL4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R/W	0h	RESERVED
11-8	RESERVED	R/W	0h	RESERVED
7-6	RESERVED	R/W	1h	RESERVED
5-4	RESERVED	R/W	3h	RESERVED
3-1	RESERVED	R/W	0h	RESERVED
0	ch4_glitchless_en	R/W	1h	Enables Glitchless switching for Output Channel.  0h = Immediate 1h = Glitchless

**10.1.50 CH4\_CTRL5 Register (Address = 3Ah) [reset = 8h]**

 CH4\_CTRL5 is shown in [図 10-50](#) and described in [表 10-52](#).

 Return to [Summary Table](#).

**図 10-50. CH4\_CTRL5 Register**

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED				ch4_1p8vdet	RESERVED	RESERVED	RESERVED
R/W-0h				R/W-1h	R/W-0h	R/W-0h	R/W-0h

**表 10-52. CH4\_CTRL5 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-4	RESERVED	R/W	0h	RESERVED.
3	ch4_1p8vdet	R/W	1h	Specify supply on the channel.  0h = 2.5 V or 3.3 V 1h = 1.8 V
2-0	RESERVED	R/W	0h	RESERVED



### 10.1.51 CHX\_CTRL0 Register (Address = 3Bh) [reset = 61h]

CHX\_CTRL0 is shown in [図 10-51](#) and described in [表 10-53](#).

Return to [Summary Table](#).

**図 10-51. CHX\_CTRL0 Register**

15	14	13	12	11	10	9	8
RESERVED	RESERVED	chx_rst	chx_lvds_cmtrim_inc		chx_lvds_cmtrim_dec		chx_diffbuf_ibias_trim
R/W-0h	R/W-0h	R/W-0h	R/W-0h		R/W-0h		R/W-3h
7	6	5	4	3	2	1	0
chx_diffbuf_ibias_trim			chx_lvcmos_drv	RESERVED	ch0_lvcmos_drv		RESERVED
R/W-3h			R/W-1h	R/W-0h	R/W-0h		R/W-1h

**表 10-53. CHX\_CTRL0 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-14	RESERVED	R/W	0h	RESERVED
13	chx_rst	R/W	0h	All Channel RST during power up and later. 1h = RST, 0h = Normal.
12-11	chx_lvds_cmtrim_inc	R/W	0h	Increments differential output buffer output common-mode programmability. Use either CHX_LVDS_CMTRIM_INC or CHX_LVDS_CMTRIM_DEC.
10-9	chx_lvds_cmtrim_dec	R/W	0h	Decrements differential output buffer output common-mode programmability. Increment Use either CHX_LVDS_CMTRIM_INC or CHX_LVDS_CMTRIM_DEC.
8-5	chx_diffbuf_ibias_trim	R/W	3h	Differential output buffer tail current programmability. Ch = 350 $\mu$ A 8h = 400 $\mu$ A 4h = 450 $\mu$ A 0h = 500 $\mu$ A 0h = 500 $\mu$ A 1h = 550 $\mu$ A 2h = 600 $\mu$ A 3h = 650 $\mu$ A
4	chx_lvcmos_drv	R/W	1h	Adjust CH1 to CH4 LVCMOS driver strength. 0h = Normal 1h = Fast
3	RESERVED	R/W	1h	RESERVED
2-1	ch0_lvcmos_drv	R/W	0h	Enable Y0 channel and adjust LVCMOS driver strength. 0h = Off 1h = Normal 3h = Fast

表 10-53. CHX\_CTRL0 Register Field Descriptions (続き)

BIT	FIELD	TYPE	RESET	DESCRIPTION
0	RESERVED	R/W	1h	RESERVED

### 10.1.52 CHX\_CTRL1 Register (Address = 3Ch) [reset = 18h]

CHX\_CTRL1 is shown in [図 10-52](#) and described in [表 10-54](#).

Return to [Summary Table](#).

**図 10-52. CHX\_CTRL1 Register**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															
R/W-18h															

**表 10-54. CHX\_CTRL1 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-0	RESERVED	R/W	18h	RESERVED

### 10.1.53 CHX\_CTRL2 Register (Address = 3Dh) [reset = 1500h]

CHX\_CTRL2 is shown in [図 10-53](#) and described in [表 10-55](#).

Return to [Summary Table](#).

**図 10-53. CHX\_CTRL2 Register**

15	14	13	12	11	10	9	8	
RESERVED		RESERVED	RESERVED					
R/W-0h		R/W-0h		R/W-15h				
7	6	5	4	3	2	1	0	
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED				
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h				

**表 10-55. CHX\_CTRL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R/W	0h	RESERVED
12-8	RESERVED	R/W	15h	RESERVED
7-0	RESERVED	R/W	0h	RESERVED

### 10.1.54 CHX\_CTRL3 Register (Address = 3Eh) [reset = 4210h]

CHX\_CTRL3 is shown in [図 10-54](#) and described in [表 10-56](#).

Return to [Summary Table](#).

**図 10-54. CHX\_CTRL3 Register**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															
R/W-4210h															

**表 10-56. CHX\_CTRL3 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-0	RESERVED	R/W	4210h	RESERVED

### 10.1.55 CHX\_CTRL4 Register (Address = 3Fh) [reset = 210h]

CHX\_CTRL4 is shown in [図 10-55](#) and described in [表 10-57](#).

Return to [Summary Table](#).

**図 10-55. CHX\_CTRL4 Register**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															
R/W-210h															

**表 10-57. CHX\_CTRL4 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-0	RESERVED	R/W	210h	RESERVED

### 10.1.56 DBG0 Register (Address = 42h) [reset = 200h]

DBG0 is shown in [図 10-56](#) and described in [表 10-58](#).

Return to [Summary Table](#).

**図 10-56. DBG0 Register**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED															
R/W-200h															

**表 10-58. DBG0 Register Field Descriptions**

BIT	FIELD	TYPE	RESET	DESCRIPTION
15-0	RESERVED	R/W	200h	RESERVED

## 10.2 EEPROM Map

The EEPROM is split into a common base page which holds common settings. Then there are two pages for customized settings. Page 0 is selected using EEPROMSEL = Low. Page 1 is selected using EEPROMSEL = High.

The CRC value is stored at the end of page 1 in word 0x3F.

**表 10-59. EEPROM, Base**

WORD NO.	SECTION	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0h	Base	cp_dly[0]	cal_mute	shift_left[1]	shift_left[0]	gpio3_gf_en	gpio2_gf_en	acal_en	pdn_pll_vcobuf2	pdn_pll_vco	pdn_pll_vcobuf	pdn_pll_cp	pdn_pll_lockdet	pdn_pll_pfd	pdn_pll_psfb	regcommit_page	resetrn_sof
1h	Base	ac_cmp_dly[0]	pll_lock_dly[4]	pll_lock_dly[3]	pll_lock_dly[2]	pll_lock_dly[1]	pll_lock_dly[0]	ac_init_dly[5]	ac_init_dly[4]	ac_init_dly[3]	ac_init_dly[2]	ac_init_dly[1]	ac_init_dly[0]	cp_dly[4]	cp_dly[3]	cp_dly[2]	cp_dly[1]
2h	Base	0	0	0	0	0	0	err_cnt[2]	err_cnt[1]	err_cnt[0]	fc_setl_dly[1]	fc_setl_dly[0]	ac_cmp_dly[5]	ac_cmp_dly[4]	ac_cmp_dly[3]	ac_cmp_dly[2]	ac_cmp_dly[1]
3h	Base	pll_pfd_dly_ctrl[1]	pll_pfd_dly_ctrl[0]	pll_lockdet_window[2]	pll_lockdet_window[1]	pll_lockdet_window[0]	pll_lockdet_wait[1]	pll_lockdet_wait[0]	0	0	0	0	0	0	0	0	0
4h	Base	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0
5h	Base	chx_diffbuf_ibias_trim[1]	chx_diffbuf_ibias_trim[0]	chx_lvcmos_drv	chx_en_cmosslow	0	0	0	1	0	0	0	0	0	1	0	0
6h	Base	0	0	0	0	1	1	0	0	0	0	chx_lvds_cmtrim_in c[1]	chx_lvds_cmtrim_in c[0]	chx_lvds_cmtrim_de c[1]	chx_lvds_cmtrim_de c[0]	chx_diffbuf_ibias_trim[3]	chx_diffbuf_ibias_trim[2]
7h	Base	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
8h	Base	0	0	0	0	1	0	0	0	0	1	1	0	0	0	0	1
9h	Base	1	0	0	0	0	1	0	0	0	0	1	0	0	0	0	1
Ah	Base	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0
Bh	Base	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**表 10-60. EEPROM, Page 0**

WORD NO.	SECTION	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ch	Page 0	gpio4_input_sel[3]	gpio4_input_sel[2]	gpio4_input_sel[1]	gpio4_input_sel[0]	gpio1_input_sel[3]	gpio1_input_sel[2]	gpio1_input_sel[1]	gpio1_input_sel[0]	i2c_a0	gpio0_input_sel	gpio4_dir_sel	gpio1_dir_sel	gpio0_dir_sel	zdm_clock_sel	zdm_mode	mode
Dh	Page 0	gpio4_output_sel[3]	gpio4_output_sel[2]	gpio4_output_sel[1]	gpio4_output_sel[0]	gpio1_output_sel[3]	gpio1_output_sel[2]	gpio1_output_sel[1]	gpio1_output_sel[0]	0	1	1	0	1	0	ref_mux_src	ref_mux
Eh	Page 0	1	pdn_ch4	1	pdn_ch3	1	pdn_ch2	1	pdn_ch1	1	0	rsrvd_1[1]	rsrvd_1[0]	gpio0_output_sel[3]	gpio0_output_sel[2]	gpio0_output_sel[1]	gpio0_output_sel[0]
Fh	Page 0	ip_xo_close_ad[2]	ip_xo_close_ad[1]	ip_xo_close_ad[0]	0	0	ip_xo_gm[3]	ip_xo_gm[2]	ip_xo_gm[1]	ip_xo_gm[0]	xin_inbuf_ctrl[1]	xin_inbuf_ctrl[0]	zdm_auto	bypass_cal	bypass_config	pdn_pll_psb	pdn_pll_psa

表 10-60. EEPROM, Page 0 (続き)

WORD NO.	SECTION	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
10h	Page 0	ip_byp_en_ch3	ip_byp_en_ch2	ip_byp_en_ch1	ip_byp_en_y0	ip_byp_mux	ip_rdiv[7]	ip_rdiv[6]	ip_rdiv[5]	ip_rdiv[4]	ip_rdiv[3]	ip_rdiv[2]	ip_rdiv[1]	ip_rdiv[0]	ref_inbuf_ctrl	ip_xo_load[4]	ip_xo_load[3]	
11h	Page 0	pll_ndiv[13]	pll_ndiv[12]	pll_ndiv[11]	pll_ndiv[10]	pll_ndiv[9]	pll_ndiv[8]	pll_ndiv[7]	pll_ndiv[6]	pll_ndiv[5]	pll_ndiv[4]	pll_ndiv[3]	pll_ndiv[2]	pll_ndiv[1]	pll_ndiv[0]	0	ip_byp_en_ch4	
12h	Page 0	pll_cp_up[3]	pll_cp_up[2]	pll_cp_up[1]	pll_cp_up[0]	pll_cp_dn[5]	pll_cp_dn[4]	pll_cp_dn[3]	pll_cp_dn[2]	pll_cp_dn[1]	pll_cp_dn[0]	pll_psb[1]	pll_psb[0]	pll_psa[1]	pll_psa[0]	pll_psfb[1]	pll_psfb[0]	
13h	Page 0	pll_lf_zcap[4]	pll_lf_zcap[3]	pll_lf_zcap[2]	pll_lf_zcap[1]	pll_lf_zcap[0]	pll_lf_res[3]	pll_lf_res[2]	pll_lf_res[1]	pll_lf_res[0]	pll_lf_pcap[4]	pll_lf_pcap[3]	pll_lf_pcap[2]	pll_lf_pcap[1]	pll_lf_pcap[0]	pll_cp_up[5]	pll_cp_up[4]	
14h	Page 0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
15h	Page 0	ch1_iod_div[6]	ch1_iod_div[5]	ch1_iod_div[4]	ch1_iod_div[3]	ch1_iod_div[2]	ch1_iod_div[1]	ch1_iod_div[0]	0	0	0	0	0	0	0	0	0	
16h	Page 0	0	0	ch1_outbuf_ctrl[2]	ch1_outbuf_ctrl[1]	ch1_outbuf_ctrl[0]	ch1_mux[1]	ch1_mux[0]	ch1_iod_mux[1]	ch1_iod_mux[0]	ch1_iod_div[13]	ch1_iod_div[12]	ch1_iod_div[11]	ch1_iod_div[10]	ch1_iod_div[9]	ch1_iod_div[8]	ch1_iod_div[7]	
17h	Page 0	0	0	1	0	1	0	0	ch1_glitchless_en	ch1_sync_delay[4]	ch1_sync_delay[3]	ch1_sync_delay[2]	ch1_sync_delay[1]	ch1_sync_delay[0]	ch1_sync_en	ch1_mute_sel	ch1_mute	
18h	Page 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ch1_1p8v_det	0	
19h	Page 0	ch2_iod_div[4]	ch2_iod_div[3]	ch2_iod_div[2]	ch2_iod_div[1]	ch2_iod_div[0]	0	0	0	0	0	0	0	0	0	0	1	0
1Ah	Page 0	ch2_outbuf_ctrl[2]	ch2_outbuf_ctrl[1]	ch2_outbuf_ctrl[0]	ch2_mux[1]	ch2_mux[0]	ch2_iod_mux[1]	ch2_iod_mux[0]	ch2_iod_div[13]	ch2_iod_div[12]	ch2_iod_div[11]	ch2_iod_div[10]	ch2_iod_div[9]	ch2_iod_div[8]	ch2_iod_div[7]	ch2_iod_div[6]	ch2_iod_div[5]	
1Bh	Page 0	1	0	1	0	0	ch2_glitchless_en	ch2_sync_delay[4]	ch2_sync_delay[3]	ch2_sync_delay[2]	ch2_sync_delay[1]	ch2_sync_delay[0]	ch2_sync_en	ch2_mute_sel	ch2_mute	ch2_cmos_pol[1]	ch2_cmos_pol[0]	
1Ch	Page 0	0	0	0	0	0	0	0	0	0	0	0	0	ch2_1p8v_det	0	0	0	
1Dh	Page 0	ch3_iod_div[2]	ch3_iod_div[1]	ch3_iod_div[0]	0	0	0	0	0	0	0	0	0	1	0	0	0	
1Eh	Page 0	ch3_outbuf_ctrl[0]	ch3_mux[1]	ch3_mux[0]	ch3_iod_mux[1]	ch3_iod_mux[0]	ch3_iod_div[13]	ch3_iod_div[12]	ch3_iod_div[11]	ch3_iod_div[10]	ch3_iod_div[9]	ch3_iod_div[8]	ch3_iod_div[7]	ch3_iod_div[6]	ch3_iod_div[5]	ch3_iod_div[4]	ch3_iod_div[3]	
1Fh	Page 0	0	0	0	ch3_glitchless_en	ch3_sync_delay[4]	ch3_sync_delay[3]	ch3_sync_delay[2]	ch3_sync_delay[1]	ch3_sync_delay[0]	ch3_sync_en	ch3_mute_sel	ch3_mute	ch3_cmos_pol[1]	ch3_cmos_pol[0]	ch3_outbuf_ctrl[2]	ch3_outbuf_ctrl[1]	
20h	Page 0	0	0	0	0	0	0	0	0	0	0	ch3_1p8v_det	1	0	0	1	0	
21h	Page 0	ch4_iod_div[0]	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	
22h	Page 0	ch4_mux[0]	ch4_iod_mux[1]	ch4_iod_mux[0]	ch4_iod_div[13]	ch4_iod_div[12]	ch4_iod_div[11]	ch4_iod_div[10]	ch4_iod_div[9]	ch4_iod_div[8]	ch4_iod_div[7]	ch4_iod_div[6]	ch4_iod_div[5]	ch4_iod_div[4]	ch4_iod_div[3]	ch4_iod_div[2]	ch4_iod_div[1]	
23h	Page 0	0	ch4_glitchless_en	ch4_sync_delay[4]	ch4_sync_delay[3]	ch4_sync_delay[2]	ch4_sync_delay[1]	ch4_sync_delay[0]	ch4_sync_en	ch4_mute_sel	ch4_mute	0	0	ch4_outbuf_ctrl[2]	ch4_outbuf_ctrl[1]	ch4_outbuf_ctrl[0]	ch4_mux[1]	
24h	Page 0	0	0	1	1	pll_en_cp	ch0_lvcmos_drv[1]	ch0_lvcmos_drv[0]	1	ch4_1p8v_det	1	0	0	1	0	1	0	

**表 10-60. EEPROM, Page 0 (続き)**

WORD NO.	SECTION	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
25h	Page 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**表 10-61. EEPROM, Page 1**

WORD NO.	SECTION	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
26h	Page 1	gpio4_input_sel[3]	gpio4_input_sel[2]	gpio4_input_sel[1]	gpio4_input_sel[0]	gpio1_input_sel[3]	gpio1_input_sel[2]	gpio1_input_sel[1]	gpio1_input_sel[0]	i2c_a0	gpio0_input_sel	gpio4_dir_sel	gpio1_dir_sel	gpio0_dir_sel	zdm_clock_sel	zdm_mode	mode
27h	Page 1	gpio4_output_sel[3]	gpio4_output_sel[2]	gpio4_output_sel[1]	gpio4_output_sel[0]	gpio1_output_sel[3]	gpio1_output_sel[2]	gpio1_output_sel[1]	gpio1_output_sel[0]	0	1	1	0	1	0	ref_mux_src	ref_mux
28h	Page 1	1	pdn_ch4	1	pdn_ch3	1	pdn_ch2	1	pdn_ch1	1	0	rsrvd_1[1]	rsrvd_1[0]	gpio0_output_sel[3]	gpio0_output_sel[2]	gpio0_output_sel[1]	gpio0_output_sel[0]
29h	Page 1	ip_xo_clo ad[2]	ip_xo_clo ad[1]	ip_xo_clo ad[0]	0	0	ip_xo_gm[3]	ip_xo_gm[2]	ip_xo_gm[1]	ip_xo_gm[0]	xin_inbuf_ctrl[1]	xin_inbuf_ctrl[0]	zdm_auto	bypass_cal	bypass_onfig	pdn_pll_psb	pdn_pll_psa
2Ah	Page 1	ip_byp_en_ch3	ip_byp_en_ch2	ip_byp_en_ch1	ip_byp_en_ch0	ip_byp_mux	ip_rdiv[7]	ip_rdiv[6]	ip_rdiv[5]	ip_rdiv[4]	ip_rdiv[3]	ip_rdiv[2]	ip_rdiv[1]	ip_rdiv[0]	ref_inbuf_ctrl	ip_xo_clo ad[4]	ip_xo_clo ad[3]
2Bh	Page 1	pll_ndiv[13]	pll_ndiv[12]	pll_ndiv[11]	pll_ndiv[10]	pll_ndiv[9]	pll_ndiv[8]	pll_ndiv[7]	pll_ndiv[6]	pll_ndiv[5]	pll_ndiv[4]	pll_ndiv[3]	pll_ndiv[2]	pll_ndiv[1]	pll_ndiv[0]	0	ip_byp_en_ch4
2Ch	Page 1	pll_cp_up[3]	pll_cp_up[2]	pll_cp_up[1]	pll_cp_up[0]	pll_cp_dn[5]	pll_cp_dn[4]	pll_cp_dn[3]	pll_cp_dn[2]	pll_cp_dn[1]	pll_cp_dn[0]	pll_psb[1]	pll_psb[0]	pll_psa[1]	pll_psa[0]	pll_psfb[1]	pll_psfb[0]
2Dh	Page 1	pll_lf_zcap[4]	pll_lf_zcap[3]	pll_lf_zcap[2]	pll_lf_zcap[1]	pll_lf_zcap[0]	pll_lf_res[3]	pll_lf_res[2]	pll_lf_res[1]	pll_lf_res[0]	pll_lf_pcap[4]	pll_lf_pcap[3]	pll_lf_pcap[2]	pll_lf_pcap[1]	pll_lf_pcap[0]	pll_cp_up[5]	pll_cp_up[4]
2Eh	Page 1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2Fh	Page 1	ch1_iod_d iv[6]	ch1_iod_d iv[5]	ch1_iod_d iv[4]	ch1_iod_d iv[3]	ch1_iod_d iv[2]	ch1_iod_d iv[1]	ch1_iod_d iv[0]	0	0	0	0	0	0	0	0	0
30h	Page 1	0	0	ch1_outbuf_ctrl[2]	ch1_outbuf_ctrl[1]	ch1_outbuf_ctrl[0]	ch1_mux[1]	ch1_mux[0]	ch1_iod_mux[1]	ch1_iod_mux[0]	ch1_iod_d iv[13]	ch1_iod_d iv[12]	ch1_iod_d iv[11]	ch1_iod_d iv[10]	ch1_iod_d iv[9]	ch1_iod_d iv[8]	ch1_iod_d iv[7]
31h	Page 1	0	0	1	0	1	0	0	ch1_glitchless_en	ch1_sync_delay[4]	ch1_sync_delay[3]	ch1_sync_delay[2]	ch1_sync_delay[1]	ch1_sync_delay[0]	ch1_sync_en	ch1_mute_sel	ch1_mute
32h	Page 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	ch1_1p8v det	0
33h	Page 1	ch2_iod_d iv[4]	ch2_iod_d iv[3]	ch2_iod_d iv[2]	ch2_iod_d iv[1]	ch2_iod_d iv[0]	0	0	0	0	0	0	0	0	0	1	0
34h	Page 1	ch2_outbuf_ctrl[2]	ch2_outbuf_ctrl[1]	ch2_outbuf_ctrl[0]	ch2_mux[1]	ch2_mux[0]	ch2_iod_mux[1]	ch2_iod_mux[0]	ch2_iod_d iv[13]	ch2_iod_d iv[12]	ch2_iod_d iv[11]	ch2_iod_d iv[10]	ch2_iod_d iv[9]	ch2_iod_d iv[8]	ch2_iod_d iv[7]	ch2_iod_d iv[6]	ch2_iod_d iv[5]
35h	Page 1	1	0	1	0	0	ch2_glitchless_en	ch2_sync_delay[4]	ch2_sync_delay[3]	ch2_sync_delay[2]	ch2_sync_delay[1]	ch2_sync_delay[0]	ch2_sync_en	ch2_mute_sel	ch2_mute	ch2_cmos_pol[1]	ch2_cmos_pol[0]
36h	Page 1	0	0	0	0	0	0	0	0	0	0	0	0	0	ch2_1p8v det	0	0
37h	Page 1	ch3_iod_d iv[2]	ch3_iod_d iv[1]	ch3_iod_d iv[0]	0	0	0	0	0	0	0	0	0	1	0	0	0

表 10-61. EEPROM, Page 1 (続き)

WORD NO.	SECTION	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
38h	Page 1	ch3_outbu f_ctrl[0]	ch3_mux[ 1]	ch3_mux[ 0]	ch3_iod_ mux[1]	ch3_iod_ mux[0]	ch3_iod_d iv[13]	ch3_iod_d iv[12]	ch3_iod_d iv[11]	ch3_iod_d iv[10]	ch3_iod_d iv[9]	ch3_iod_d iv[8]	ch3_iod_d iv[7]	ch3_iod_d iv[6]	ch3_iod_d iv[5]	ch3_iod_d iv[4]	ch3_iod_d iv[3]
39h	Page 1	0	0	0	ch3_glitchl ess_en	ch3_sync_ delay[4]	ch3_sync_ delay[3]	ch3_sync_ delay[2]	ch3_sync_ delay[1]	ch3_sync_ delay[0]	ch3_sync_ en	ch3_mute_ sel	ch3_mute	ch3_cmos_ pol[1]	ch3_cmos_ pol[0]	ch3_outbu f_ctrl[2]	ch3_outbu f_ctrl[1]
3Ah	Page 1	0	0	0	0	0	0	0	0	0	0	ch3_1p8v det	1	0	0	1	1
3Bh	Page 1	ch4_iod_d iv[0]	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
3Ch	Page 1	ch4_mux[ 0]	ch4_iod_ mux[1]	ch4_iod_ mux[0]	ch4_iod_d iv[13]	ch4_iod_d iv[12]	ch4_iod_d iv[11]	ch4_iod_d iv[10]	ch4_iod_d iv[9]	ch4_iod_d iv[8]	ch4_iod_d iv[7]	ch4_iod_d iv[6]	ch4_iod_d iv[5]	ch4_iod_d iv[4]	ch4_iod_d iv[3]	ch4_iod_d iv[2]	ch4_iod_d iv[1]
3Dh	Page 1	0	ch4_glitchl ess_en	ch4_sync_ delay[4]	ch4_sync_ delay[3]	ch4_sync_ delay[2]	ch4_sync_ delay[1]	ch4_sync_ delay[0]	ch4_sync_ en	ch4_mute_ sel	ch4_mute	0	0	ch4_outbu f_ctrl[2]	ch4_outbu f_ctrl[1]	ch4_outbu f_ctrl[0]	ch4_mux[ 1]
3Eh	Page 1	0	0	1	1	pll_en_cp	ch0_lvcm os_drv[1]	ch0_lvcm os_drv[0]	1	ch4_1p8v det	1	0	0	1	0	1	0
3Fh	Page 1	1	1	0	0	1	0	0	1	0	1	1	0	0	1	0	0



## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Development Support

Contact your TI representative for more information.

#### 11.1.2 Device Nomenclature

CDCI6214 – 62= clock generator 1= 1x PLL 4=4x outputs I = individual output enables

### 11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[www.tij.co.jp](http://www.tij.co.jp) のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 11.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

### 11.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 11.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 11.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 12 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

### Changes from Revision E (October 2019) to Revision F (January 2024) Page

• 文書全体にわたって表、図、相互参照の採番方法を更新.....	1
• I <sup>2</sup> C に言及している場合、すべての旧式の用語をコントローラおよびターゲットに変更.....	1
• Changed Power supply ramp footnote in the <i>Timing Characteristics</i> table .....	11
• Added additional details on VDD instability and instruction to set recal bit to a '1' to recalibrate the PLL.....	44
• Updated references of chx_lvds_cmtrim_inc = 2 to chx_lvds_cmtrim_inc = 0.....	47

### Changes from Revision D (June 2019) to Revision E (October 2019) Page

• データシートから分数出力分周器 (FOD) およびスペクトラム拡散クロック (SSC) の情報を削除.....	1
• Added footnote to <i>Timing Characteristics</i> table .....	11

• Removed FOD from <i>Functional Block Diagram</i> .....	18
• Changed REFSEL selection from L to H.....	20
• Removed <i>Output Channel Divider Types and Delay</i> table .....	22
• Removed the FOD control bits in the <i>Power Management</i> graphic.....	27
• Added Page-mode EEPROM read instructions.....	30
• Changed <i>Pre-Configured EEPROM Page 0</i> graphic.....	32
• Changed <i>Pre-Configured EEPROM Page 1</i> graphic.....	32
• Added additional details on pullup resistor and load capacitor added to power-up sequence.....	44
• Removed fractional output divider information from the registers .....	47
• Removed FOD information from the <i>CDCI6214 Registers</i> table.....	47

<b>Changes from Revision C (November 2018) to Revision D (June 2019)</b>	<b>Page</b>
• Added VDDREF and tablenote to the output supply voltage parameter in the <i>Recommended Operating Conditions</i> .....	5
• Added statement on chX_1p8vdet setting .....	21
• Changed <i>CDCI6214 - Pre-Configured EEPROM Page 0</i> graphic.....	32

<b>Changes from Revision B (April 2018) to Revision C (November 2018)</b>	<b>Page</b>
• Changed pin names for pins 1 and 2 from: XIN and XOUT to: XOUT/FB_P and XIN/FB_N.....	3
• Changed descriptions for pins 1 and 2.....	3
• Changed pin names for pins 1 and 2 in <i>Absolute Maximum Ratings</i> .....	5
• Changed pin names for pins 1 and 2 in <i>Reference Input, Single-Ended and Differential Mode Characteristics (REFP, REFN, FB_P, FB_N)</i> .....	6
• Changed Input capacitance specification symbols in <i>Reference Input, Single-Ended and Differential Mode Characteristics (REFP, REFN, FB_P, FB_N)</i> from: C <sub>IN_XOUT</sub> and C <sub>IN_XIN</sub> to: C <sub>IN_XOUT/FB_P</sub> and C <sub>IN_XIN/FB_P</sub> ..	6
• Changed pins 1 and 2 from: XIN and XOUT to: XOUT/FB_P and XIN/FB_N in the <i>Functional Block Diagram</i> .	18
• Changed pins 1 and 2 from: XIN and XOUT to: XOUT/FB_P and XIN/FB_N in the <i>Reference Block</i> graphic	19
• Changed External (XIN) pin to: FB_P/N in the <i>Phase-Locked Loop Circuit</i> graphic.....	20
• Changed pins 1 and 2 from: XIN and XOUT to: XOUT/FB_P and XIN/FB_N in the <i>CDCI6214 - Pre-Configured EEPROM Page 0</i> and <i>CDCI6214 - Pre-Configured EEPROM Page 1</i> graphics.....	32
• Changed pins XIN and XOUT to: XOUT/FB_P and XIN/FB_N in the <i>Typical Applications</i> schematics.....	38
• Changed design parameter superscript to a subscript .....	39

<b>Changes from Revision A (October 2017) to Revision B (April 2018)</b>	<b>Page</b>
• Changed pinout pins 5 and 6 from NC to REFP, REFN inputs.....	3
• Changed supply voltage maximum from: 3.6 V to: 3.65 V.....	5
• Removed Skew between HCSL maximum from the <i>Output Skew and Delay Characteristics</i> table.....	10

<b>Changes from Revision * (July 2017) to Revision A (October 2017)</b>	<b>Page</b>
• デバイスのステータスを「事前情報」から「量産データ」に変更.....	1
• Changed REFSEL pin description to reflx REFMUX control. ....	23

## 13 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



**RGE0024B**

**PACKAGE OUTLINE**  
**VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



4219013/A 05/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

## EXAMPLE BOARD LAYOUT

**RGE0024B**

**VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

## EXAMPLE STENCIL DESIGN

### RGE0024B

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CDCI6214RGER	NRND	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCI 6214A1	
CDCI6214RGET	NRND	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCI 6214A1	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCI6214RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
CDCI6214RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCI6214RGER	VQFN	RGE	24	3000	346.0	346.0	33.0
CDCI6214RGET	VQFN	RGE	24	250	182.0	182.0	20.0

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated