

# CC274xR-Q1、CC274xP-Q1 車載用 SimpleLink™ Bluetooth® 5.4 Low Energy ワイヤレスマイコン

## 1 特長

### ワイヤレス MCU 処理エレメント

- FPU (浮動小数点ユニット)、TrustZone®-M サポート、機械学習アクセラレーション向けの CDE (カスタムデータパス拡張機能) を搭載した Arm® Cortex®-M33 プロセッサ (96MHz)
- アルゴリズム処理ユニット (APU) (96MHz)
  - 効率的なベクトル演算と行列演算のための数学アクセラレータ
  - IFFT 用 Bluetooth® チャンネル サウンディング後処理のサポートや、MUSIC (Multiple Signal Classification) などの高度な超高分解能アルゴリズム

### ワイヤレス MCU メモリ

- 最大 1MB のインシステム プログラマブル フラッシュ
- 最大 162KB の SRAM
- セキュア ブート信頼済みのルート (RoT) およびシリアル (SPI/UART) ブートローダー付きの 32KB のシステム ROM
- シリアル ワイヤ デバッグ (SWD)

### 車載用に認定済み

- AEC-Q100 グレード 2 認定済み:
  - 接合部温度  $-40^{\circ}\text{C} \sim +125^{\circ}\text{C}$
- HBM ESD 分類レベル 2
- CDM ESD 分類レベル C3

### MCU 周辺機器

- 23 の GPIO、デジタル ペリフェラルを複数の GPIO に配線可能:
  - 2 つの SWD IO パッド、GPIO と多重化
  - 2 つの LFXIO IO パッド、GPIO と多重化
  - 19 の DIO (アナログまたはデジタル IO)
- すべての GPIO に、ウェークアップおよび割り込み機能付き
- $3 \times 16$  ビットおよび  $1 \times 32$  ビットの汎用タイマ、直交デコード モードをサポート
- リアルタイム クロック (RTC)
- ウォッチドッグ タイマ
- Bluetooth® チャンネル サウンディング後処理に使用する、無線、RTOS、アプリケーション動作システム タイマ
- 12 ビット ADC、最大 1.2MSPS、8 個の外部入力
- 温度センサとバッテリー モニタ
- 1 つの低消費電力コンパレータ
- LIN 機能を搭載した 2 つの UART

- 2 つの SPI
- 1 つの I<sup>2</sup>C
- 1 つの I<sup>2</sup>S
- 1 つの CAN-FD コントローラ、CAN/CAN-FD ISO 16845-1:2016 認証準拠

### セキュリティイネーブラ (実現機能)

- ISO21434 車載用サイバー セキュリティ準拠
- 暗号化アクセラレーション動作とセキュア キー ストレージをサポートする独自のコントローラと専用メモリを搭載したハードウェア セキュリティ モジュール (HSM):
  - AES (最大 256 bit) 暗号化アクセラレータ
  - ECC (最大 521 ビット)、RSA (最大 3072 ビット) 公開鍵アクセラレータ
  - SHA-2 (最大 512 ビット) アクセラレータ
  - 真の乱数ジェネレータ
  - HSM ファームウェア アップデートのサポート
  - AES および ECC の DPA (差分電力解析) 対策
- 遅延の制約が厳しいリンクレイヤ動作向けのための、個別の AES 128 ビット暗号化アクセラレータ (LAES)
- セキュア ブートとセキュアなファームウェア更新
- Cortex®-M33 TrustZone-M、MPU、ソフトウェア分離用メモリ ファイアウォール
- 電圧グリッチモニタ (VGM)

### 低消費電力 (VDD3.3V)

- オンチップの降圧型 DC/DC コンバータ
- RX 電流: 6.1mA
- 0dBm での TX 電流: 7.7mA
- +10dBm での TX 電流: 24.5mA
- アクティブ モードの MCU 96MHz (CoreMark®): 6.8mA
- スタンバイ: 0.9µA (低電力モード、RTC オン、SRAM データ完全保持)
- シャットダウン: 160nA

### 無線プロトコルのサポート

- Bluetooth® Low Energy 5.4
- Bluetooth® Low Energy 6.0 対応可能
  - Bluetooth® チャンネル サウンディングに対応 (高精度距離測定)

### 高性能の無線

- Bluetooth® Low Energy 仕様と互換性のある 2.4GHz RF トランシーバ
- 最大 +10dBm の出力電力 (R バージョン)
- 最大 +20dBm の出力電力 (P バージョン)
- BALUN 内蔵



- RF スイッチを内蔵
- レシーバ感度:
  - Bluetooth® LE 125kbps: –103.5dBm
  - Bluetooth® LE 1Mbps: –97dBm

#### 法規制の順守

- 国際的な無線周波数規制への準拠を目標としたシステム向けに設計
  - EN 300 328 (ヨーロッパ)
  - FCC CFR47 Part 15 (米国)
  - ARIB STD-T66 (日本)

#### 開発ツールとソフトウェア

- LP-EM-CC2745R10-Q1 LaunchPad™ 開発キット
- Bluetooth® チャンネル サウンディング用 BP-EM-CS 複数アンテナ ボード
- SimpleLink™ Low Power F3 ソフトウェア開発キット (SDK)
  - SDK の、完全認定済み Bluetooth® ソフトウェア プロトコル スタック

## 2 アプリケーション

- 車載用
  - **カー アクセスとセキュリティ システム**
    - デジタル キー
    - **Phone-as-a-Key (PaaK: 電話をキーとして使用)**
    - **パッシブ エントリ、パッシブ スタート (PEPS)**
    - **リモート キーレス エントリ (RKE)**

## 3 概要

SimpleLink™ CC274xR-Q1 および CC274xP-Q1 デバイスは、車載用アプリケーション用の Bluetooth® Low Energy 5.4 をサポートする AEC-Q100 準拠ワイヤレスマイクロコントローラ (MCU) です。これらのデバイスは、パッシブ エントリ、パッシブ スタート (PEPS)、PaaK (Phone-as-a-Key、電話をキーとして使用)、リモート キーレス エントリ (RKE) を含むカー アクセスなどのアプリケーションで、低消費電力のワイヤレス通信に最適化されています。このデバイスの主な特長を以下に示します。

- Bluetooth® 5.4 およびそれ以前のバージョンの機能に対応:
  - LE Coded PHY (長距離)、LE 2Mbit PHY (高速)、アドバタイズ拡張機能、複数のアドバタイズメント セット、CSA#2 の他、以前の Bluetooth® Low Energy 仕様との後方互換性。
- Bluetooth® チャンネル サウンディング テクノロジーのサポートおよびアルゴリズム処理ユニット (APU) により、高精度、低コスト、セキュアな位相ベースの距離測定メカニズムを実現し、距離推定を可能にします。
  - APU を使用すると、FFT を含む距離測定信号処理アルゴリズムや MUSIC (Multiple Signal Classification) などの超高分解能の複雑なアルゴリズムをレイテンシと電力効率の良い方法で実行できます。
- 機械学習アクセラレーション用の Arm® CDE (Custom Data Extension) 命令のサポート
- SimpleLink™ Low Power F3 ソフトウェア開発キット (SDK) に、完全認定済み Bluetooth® ソフトウェア プロトコル スタックを搭載
- コネクテッド ワイヤレス マイコン向けの高度なセキュリティ機能:
  - 暗号化アクセラレーションおよび乱数生成操作を処理する専用コントローラを備えた分離 HSM 環境
  - 変更不可能なシステム ROM によって信頼ルートが実現されたセキュア ブートとファームウェア更新
  - Arm® Cortex M33 TrustZone-M ベースの信頼できる実行環境のサポート
  - HSM と TrustZone-M によるセキュア キー ストレージのサポート

- 電圧グリッチ インジェクションなど、低コスト、低労力、非侵襲的な物理的攻撃の脅威を軽減するハードウェア障害センサ。
- 専用の AES-128 HW アクセラレータにより、タイミング クリティカルなリンクレイヤの暗号化 / 復号化動作を処理
- RTC が動作し、162KB SRAM を完全に保持した状態でのスタンバイ電流が極めて小さいので、特にスリープ期間が長いアプリケーションでバッテリー寿命を大幅に延長可能
- 最小のスタンバイ電流で拡張した温度範囲をサポート
- 内蔵のバランと RF スイッチにより、P バージョンでも同じ RF ピンで送信および受信動作をサポート、基板レイアウトの部品表 (BOM) を削減可能
- Bluetooth® Low Energy に対応する優れた無線感度および堅牢性 (選択度、ブロッキング)

CC274xR/P-Q1 デバイスは SimpleLink™ MCU プラットフォームに属しており、シングル コア ソフトウェア開発キット (SDK) と豊富なツール セットを備えた共通の使いやすい開発環境を共有する Wi-Fi®, Bluetooth® Low Energy、Thread、Zigbee、Sub1GHz MCU、ホスト MCU で構成されています。SimpleLink™ プラットフォームは一度で統合を実現でき、製品ラインアップのどのデバイスの組み合わせでも設計に追加できるので、設計要件変更の際もコードの 100% 再利用が可能です。詳細については、[SimpleLink™ MCU プラットフォーム](#)を参照してください。

**表 3-1. 製品情報**

部品番号	パッケージ (1)	パッケージ サイズ(2)
CC2745P10-Q1	QFN40	6.0mm × 6.0mm
CC2745R10-Q1	QFN40	6.0mm × 6.0mm
CC2745R7-Q1	QFN40	6.0mm × 6.0mm
CC2744R7-Q1	QFN40	6.0mm × 6.0mm

- (1) 詳細については、「メカニカル、パッケージ、および注文情報」を参照してください。  
 (2) パッケージ サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。

## 4 機能ブロック図




図 4-1. 機能ブロック図

## Table of Contents

<b>1 特長</b> .....	<b>1</b>	<b>8 Detailed Description</b> .....	<b>50</b>
<b>2 アプリケーション</b> .....	<b>2</b>	8.1 Overview.....	50
<b>3 概要</b> .....	<b>2</b>	8.2 System CPU.....	50
<b>4 機能ブロック図</b> .....	<b>4</b>	8.3 Radio (RF Core).....	51
<b>5 Device Comparison</b> .....	<b>6</b>	8.4 Memory.....	51
<b>6 Pin Configuration and Functions</b> .....	<b>7</b>	8.5 Hardware Security Module (HSM).....	51
6.1 Pin Diagram—RHA package.....	7	8.6 Cryptography.....	53
6.2 Signal Descriptions—RHA Package.....	9	8.7 Timers.....	53
6.3 Connections for Unused Pins and Modules— RHA Package.....	10	8.8 Algorithm Processing Unit (APU).....	54
6.4 RHA Peripheral Pin Mapping.....	11	8.9 Serial Peripherals and I/O.....	55
6.5 RHA Peripheral Signal Descriptions.....	16	8.10 Battery and Temperature Monitor.....	55
<b>7 Specifications</b> .....	<b>22</b>	8.11 Voltage Glitch Monitor (VGM).....	56
7.1 Absolute Maximum Ratings.....	22	8.12 $\mu$ DMA.....	56
7.2 ESD and MSL Ratings.....	22	8.13 Debug.....	56
7.3 Recommended Operating Conditions.....	22	8.14 Power Management.....	57
7.4 DC/DC.....	23	8.15 Clock Systems.....	58
7.5 GLDO.....	23	8.16 Network Processor.....	58
7.6 Power Supply and Modules.....	23	8.17 Integrated BALUN, High Power PA (Power Amplifier).....	58
7.7 Battery Monitor.....	23	<b>9 Application, Implementation, and Layout</b> .....	<b>59</b>
7.8 BATMON Temperature Sensor.....	23	9.1 Reference Designs.....	59
7.9 Power Consumption—Power Modes.....	24	9.2 Junction Temperature Calculation.....	60
7.10 Power Consumption—Radio Modes.....	25	<b>10 Device and Documentation Support</b> .....	<b>61</b>
7.11 Nonvolatile (Flash) Memory Characteristics.....	26	10.1 Device Nomenclature.....	61
7.12 Thermal Resistance Characteristics.....	26	10.2 Tools and Software.....	61
7.13 RF Frequency Bands.....	26	10.3 Documentation Support.....	63
7.14 Bluetooth Low Energy—Receive (RX).....	27	10.4 サポート・リソース.....	63
7.15 Bluetooth Low Energy—Transmit (TX).....	30	10.5 Trademarks.....	64
7.16 Bluetooth Channel Sounding.....	30	10.6 静電気放電に関する注意事項.....	64
7.17 2.4GHz RX/TX CW.....	30	10.7 用語集.....	64
7.18 Timing and Switching Characteristics.....	31	<b>11 Revision History</b> .....	<b>64</b>
7.19 Peripheral Characteristics.....	33	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>65</b>
7.20 Typical Characteristics.....	43		


## 5 Device Comparison

IP	CC2745P10-Q1	CC2745R10-Q1	CC2745R7-Q1	CC2744R7-Q1
CM33 (MCU)	✓	✓	✓	✓
APU (Algorithm Processing Unit) (Bluetooth Channel Sounding Post-processing)	✓	✓	✓	✓
CAN-FD Controller	✓	✓	✓	
HSM	✓	✓	✓	✓
VGM	✓	✓	✓	✓
2x UART, 2x SPI, 1x I <sup>2</sup> C, 1x I <sup>2</sup> S	✓	✓	✓	✓
+10dBm PA	✓	✓	✓	✓
+20dBm PA	✓			
ADC12	✓	✓	✓	✓
Flash (KB)	1024 <sup>(1)</sup>	1024 <sup>(1)</sup>	864 <sup>(1)</sup>	864 <sup>(1)</sup>
SRAM (KB) (parity disabled)	162	162	128	128
SRAM (KB) (parity enabled)	144	144	128	128
GPIO	23	23	23	23
QFN PKG Size (mm x mm)	6 x 6	6 x 6	6 x 6	6 x 6

(1) 96KB of the device flash memory is reserved for HSM firmware.

## 6 Pin Configuration and Functions

### 6.1 Pin Diagram—RHA package




**6-1. RHA (6mm × 6mm) Pinout, 0.5mm Pitch (Top View)**

The following I/O pins marked in **6-1** in **bold** have high-drive capabilities:

- Pin 5, **DIO2**
- Pin 6, **DIO3**
- Pin 11, **DIO9\_SWDIO**
- Pin 12, **DIO10\_SWDCCK**
- Pin 19, **DIO17\_A8**
- Pin 20, **DIO18\_A7**

The following I/O pins marked in **6-1** in *italics* have analog capabilities:

- Pin 19, *DIO17\_A8*
- Pin 20, *DIO18\_A7*
- Pin 21, *DIO19\_A6*
- Pin 22, *DIO20\_A5*
- Pin 23, *DIO21\_A4*
- Pin 24, *DIO22\_A3*
- Pin 32, *DIO27\_A1*
- Pin 33, *DIO28\_A0*

The following I/O pins marked in  6-1 in *orange color* are supplied by VDDIO:

- Pin 3, DIO0
- Pin 4, DIO1
- Pin 5, DIO2
- Pin 6, DIO3
- Pin 7, DIO4
- Pin 8, DIO5
- Pin 10, DIO7
- Pin 11, DIO9\_SWDIO
- Pin 12, DIO10\_SWDCK
- Pin 13, DIO11
- Pin 14, DIO12
- Pin 15, DIO15
- Pin 16, DIO16

The following I/O pins marked in  6-1 in *blue color* are supplied by VDDS:

- Pin 19, DIO17\_A8
- Pin 20, DIO18\_A7
- Pin 21, DIO19\_A6
- Pin 22, DIO20\_A5
- Pin 23, DIO21\_A4
- Pin 24, DIO22\_A3
- Pin 26, DIO23\_X32P
- Pin 27, DIO24\_X32N
- Pin 32, DIO27\_A1
- Pin 33, DIO28\_A0



## 6.2 Signal Descriptions—RHA Package

**表 6-1. Signal Descriptions—RHA Package**

PIN		I/O	TYPE	DESCRIPTION
NAME	NO.			
VDDR	1	—	Power	Internal supply, must be powered from the internal DC/DC converter or the GLDO <sup>(1) (2) (3)</sup>
VDDR	2	—	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO <sup>(1) (2) (3)</sup>
DIO0	3	I/O	Digital	GPIO
DIO1	4	I/O	Digital	GPIO
DIO2	5	I/O	Digital	GPIO, high-drive capability
DIO3	6	I/O	Digital	GPIO, high-drive capability
DIO4	7	I/O	Digital	GPIO
DIO5	8	I/O	Digital	GPIO
VDDIO	9	—	Power	1.71V to 3.8V split rail I/O supply <sup>(4)</sup>
DIO7	10	I/O	Digital	GPIO
DIO9_SWDIO	11	I/O	Digital	GPIO, SWD interface: mode select or SWDIO, high-drive capability
DIO10_SWDCCK	12	I/O	Digital	GPIO, SWD interface: serial wire clock, high-drive capability
DIO11	13	I/O	Digital	GPIO
DIO12	14	I/O	Digital	GPIO
DIO15	15	I/O	Digital	GPIO
DIO16	16	I/O	Digital	GPIO
VDDIO	17	—	Power	1.71V to 3.8V split rail I/O supply <sup>(4)</sup>
VDDS	18	—	Power	1.71V to 3.8V supply <sup>(4)</sup>
DIO17_A8	19	I/O	Digital or Analog	GPIO, analog capability, high-drive capability
DIO18_A7	20	I/O	Digital or Analog	GPIO, analog capability, high-drive capability
DIO19_A6	21	I/O	Digital or Analog	GPIO, analog capability
DIO20_A5	22	I/O	Digital or Analog	GPIO, analog capability
DIO21_A4	23	I/O	Digital or Analog	GPIO, analog capability
DIO22_A3	24	I/O	Digital or Analog	GPIO, analog capability
RSTN	25	I	Digital	Reset, active low. No internal pullup resistor
DIO23_X32P	26	I/O	Digital or Analog	GPIO, 32kHz crystal oscillator pin 1, optional TCXO input
DIO24_X32N	27	I/O	Digital or Analog	GPIO, 32kHz crystal oscillator pin 2
VDDD	28	—	Power	Internal 1.32V regulated core-supply. Connect an external 1μF decoupling capacitor. <sup>(1)</sup>
VDDS	29	—	Power	1.71V to 3.8V supply. Connect an external 10μF decoupling capacitor. <sup>(4)</sup>
DCDC	30	—	Power	Switching node of internal DC/DC converter <sup>(4)</sup>
VDDS	31	—	Power	1.71V to 3.8V supply <sup>(4)</sup>
DIO27_A1	32	I/O	Digital or Analog	GPIO, analog capability
DIO28_A0	33	I/O	Digital or Analog	GPIO, analog capability
VDDR	34	—	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO. Connect an external 10μF decoupling capacitor. <sup>(1) (2) (3)</sup>
X48P	35	—	Analog	48MHz crystal oscillator pin 1
X48N	36	—	Analog	48MHz crystal oscillator pin 2
NC	37	—	—	No Connect
VDDS	38	—	Power	1.71V to 3.8V supply <sup>(4)</sup>

**表 6-1. Signal Descriptions—RHA Package (続き)**

PIN		I/O	TYPE	DESCRIPTION
NAME	NO.			
ANT	39	—	RF	2.4GHz TX, RX
NC	40	—	—	No Connect <sup>(6)</sup>
EGP	—	—	GND	Ground – exposed ground pad <sup>(5)</sup>

- (1) Do not supply external circuitry from this pin.
- (2) VDDR pins 1, 2, and 34 must be tied together on the PCB.
- (3) Output from internal DC/DC and LDO is trimmed to 1.5V.
- (4) For more details, see the technical reference manual listed in [Documentation Support](#).
- (5) EGP is the only ground connection for the device. A good electrical connection to the device ground on the printed circuit board (PCB) is imperative for proper device operation.
- (6) This pin is not connected to the die. In the LP-EM-CC2745R10-Q1 reference design, this pin is connected to ground to give better shielding on the antenna path.

### 6.3 Connections for Unused Pins and Modules—RHA Package

**表 6-2. Connections for Unused Pins—RHA Package**

FUNCTION	SIGNAL NAME	PIN NUMBER	ACCEPTABLE PRACTICE <sup>(1)</sup>	PREFERRED PRACTICE <sup>(1)</sup>
GPIO (digital)	DIO <sub>n</sub>	3–8	NC, GND, or VDDS	NC
		10		
		13–16		
SWD	DIO9_SW <sub>D</sub> IO	11	NC, GND, or VDDS	NC <sup>(3)</sup>
	DIO10_SW <sub>D</sub> CK	12	NC, GND, or VDDS	NC <sup>(4)</sup>
GPIO (digital or analog)	DIO <sub>n</sub> _Am	19–24 32–33	NC, GND, or VDDS	NC
32.768kHz crystal	DIO23_X32P	26	NC or GND	NC
	DIO24_X32N	27		
DC/DC converter <sup>(2)</sup>	DCDC	30	NC	NC
	VDDS	18, 29, 31, 38	VDDS	VDDS
Split Rail I/O supply	VDDIO	9, 17	VDDS	VDDS

- (1) NC = No connect
- (2) When the DC/DC converter is not used, the inductor between DCDC and VDDR can be removed. VDDR must still be connected and the 10μF decoupling capacitor must be kept on the VDDR net.
- (3) By default, an internal pullup is enabled on SW<sub>D</sub>IO.
- (4) By default, an internal pulldown is enabled on SW<sub>D</sub>CK.

## 6.4 RHA Peripheral Pin Mapping

表 6-3. RHA (QFN40) Peripheral Pin Mapping

PIN NO. QFN40	PIN NAME	SIGNAL NAME	SIGNAL TYPE <sup>(1)</sup>	PIN MUX ENCODING	SIGNAL DIRECTION
1	VDDR	VDDR	—	N/A	N/A
2	VDDR	VDDR	—	N/A	N/A
3	DIO0	GPIO0	I/O	0	I/O
		T0C0		1	I/O
		T1F		2	O
		T3C0N		3	O
		LPCO		4	O
		T1C0		5	I/O
4	DIO1	GPIO1	I/O	0	I/O
		CAN0TX		1	O
		T1C0		2	I/O
		T2C0		3	I/O
		UART0TXD		4	O
		T1C1		5	I/O
		DTB15		7	O
5	DIO2	GPIO2	I/O	0	I/O
		CAN0RX		1	I
		T1C1		2	I/O
		T0PE		3	O
		UART0RXD		4	I
		T1C2		5	I/O
		DTB14		7	O
6	DIO3	GPIO3	I/O	0	I/O
		SPI0SCLK		1	I/O
		I2S0SCLK		2	I/O
		T2PE		3	O
		UART1TXD		4	O
		T2C0		5	I/O
		DTB13		7	O
7	DIO4	GPIO4	I/O	0	I/O
		SPI0PICO		1	I/O
		SPI0POCI		2	I/O
		T1C2		3	I/O
		UART1RXD		4	I
		T2C1		5	I/O
		DTB12		7	O

表 6-3. RHA (QFN40) Peripheral Pin Mapping (続き)

PIN NO. QFN40	PIN NAME	SIGNAL NAME	SIGNAL TYPE <sup>(1)</sup>	PIN MUX ENCODING	SIGNAL DIRECTION
8	DIO5	GPIO5	I/O	0	I/O
		SPI0POCI		1	I/O
		SPI0PICO		2	I/O
		T2C1		3	I/O
		T3C1N		4	O
		T2C2		5	I/O
		DTB11		7	O
9	VDDIO	VDDIO	—	N/A	N/A
10	DIO7	GPIO7	I/O	0	I/O
		SPI0CSN		1	I/O
		T2C2		2	I/O
		I2S0WS		3	I/O
		T3C2N		4	O
		DTB10		7	O
11	DIO9_SWDIO	GPIO9	I/O	0	I/O
		T0C1		1	I/O
		T2C0N		2	O
		I2S0SD0		3	I/O
		T0PE		4	O
		I2C0SCL		5	I/O
12	DIO10_SWDCK	GPIO10	I/O	0	I/O
		T0C2		1	I/O
		T2C1N		2	O
		I2S0SD1		3	I/O
		T2PE		4	O
		I2C0SDA		5	I/O
13	DIO11	GPIO11	I/O	0	I/O
		SPI1POCI		1	I/O
		SPI1PICO		2	I/O
		SWO		3	O
		T3C0		4	I/O
		T1F		5	O
		DTB9		7	O
14	DIO12	GPIO12	I/O	0	I/O
		SPI1PICO		1	I/O
		SPI1POCI		2	I/O
		T2C2N		3	O
		T3C1		4	I/O
		T3C2		5	I/O
		DTB8		7	O

**表 6-3. RHA (QFN40) Peripheral Pin Mapping (続き)**

PIN NO. QFN40	PIN NAME	SIGNAL NAME	SIGNAL TYPE <sup>(1)</sup>	PIN MUX ENCODING	SIGNAL DIRECTION
15	DIO15	GPIO15	I/O	0	I/O
		SPI1SCLK		1	I/O
		T3C2		2	I/O
		T1C0N		3	O
		LPCO		4	O
		T3C1		5	I/O
16	DIO16	GPIO16	I/O	0	I/O
		I2S0MCLK		1	O
		SPI1CSN		2	I/O
		EXTCI		3	I
		T1F		4	I
		T3C0		5	I/O
		DTB7		7	O
17	VDDIO	VDDIO	—	N/A	N/A
18	VDDS	VDDS	—	N/A	N/A
19	DIO17_A8	GPIO17	I/O	0	I/O
		I2S0SCLK		1	I/O
		UART0RTS		2	O
		CAN0TX		3	O
		T0C0		4	I/O
		LRFD0		5	O
		ADC8		6	I
		DTB6		7	O
20	DIO18_A7	GPIO18	I/O	0	I/O
		I2S0WS		1	I/O
		UART0CTS		2	I
		CAN0RX		3	I
		T0C1		4	I/O
		LRFD1		5	O
		ADC7		6	I
		DTB5		7	O
21	DIO19_A6	GPIO19	I/O	0	I/O
		SPI0CSN		1	I/O
		UART0TXD		2	O
		UART0RXD		3	I
		I2S0SD0		4	I/O
		LRFD2		5	O
		ADC6/LPC+		6	I
		DTB4		7	O

表 6-3. RHA (QFN40) Peripheral Pin Mapping (続き)

PIN NO. QFN40	PIN NAME	SIGNAL NAME	SIGNAL TYPE <sup>(1)</sup>	PIN MUX ENCODING	SIGNAL DIRECTION
22	DIO20_A6	GPIO20	I/O	0	I/O
		SPI0SCLK		1	I/O
		UART0RXD		2	I
		UART0TXD		3	O
		I2S0SD1		4	I/O
		LRFD3		5	O
		ADC5/LPC+/LPC-		6	I
		DTB3		7	O
23	DIO21_A4	GPIO21	I/O	0	I/O
		SPI0PICO		1	I/O
		UART1TXD		2	O
		I2C0SCL		3	I/O
		T1C1N		4	O
		LRFD4		5	O
		ADC4/LPC+/LPC-		6	I
		DTB2		7	O
24	DIO22_A3	GPIO22	I/O	0	I/O
		SPI0POCI		1	I/O
		UART1RXD		2	I
		I2C0SDA		3	I/O
		T1C2N		4	O
		LRFD5		5	O
		ADC3		6	I
		DTB1		7	O
25	RTSN	RSTN	—	N/A	N/A
26	DIO23_X32P	GPIO23	I/O	0	I/O
		SPI1CSN		1	I/O
		UART1RTS		2	O
		LFCI		3	I
		T0C2		4	I/O
		T1C0		5	I/O
		LFXT_P		6	I
27	DIO24_X32N	GPIO24	I/O	0	I/O
		SPI1SCLK		1	I/O
		UART1CTS		2	I
		T0C0N		3	O
		LPCO		4	O
		T0C0		5	I/O
		LFXT_N		6	I
28	VDDD	VDDD	—	N/A	N/A
29	VDDS	VDDS	—	N/A	N/A
30	DCDC	DCDC	—	N/A	N/A
31	VDDS	VDDS	—	N/A	N/A

**表 6-3. RHA (QFN40) Peripheral Pin Mapping (続き)**

PIN NO. QFN40	PIN NAME	SIGNAL NAME	SIGNAL TYPE <sup>(1)</sup>	PIN MUX ENCODING	SIGNAL DIRECTION
32	DIO27_A1	GPIO27	I/O	0	I/O
		SPI1PICO		1	I/O
		I2C0SCL		2	I/O
		CKMIN		3	I
		T0C1N		4	O
		LRFD6		5	O
		ADC1/AREF+		6	I
		DTB0		7	O
33	DIO28_A0	GPIO28	I/O	0	I/O
		SPI1POCI		1	I/O
		I2C0SDA		2	I/O
		T3C0N		3	O
		T0C2N		4	O
		LRFD7		5	O
		ADC0/AREF-		6	I
34	VDDR	VDDR	—	N/A	N/A
35	X48P	X48P	—	N/A	N/A
36	X48N	X48N	—	N/A	N/A
37	NC	NC	—	N/A	N/A
38	VDDS	VDDS	—	N/A	N/A
39	ANT	ANT	—	N/A	N/A
40	NC	NC	—	N/A	N/A
—	EGP	GND	—	N/A	N/A

(1) Signal Types: I = Input, O = Output, I/O = Input or Output.

## 6.5 RHA Peripheral Signal Descriptions

表 6-4. RHA (QFN40) Peripheral Signal Descriptions

FUNCTION	SIGNAL NAME	Pin No.	PIN TYPE	SIGNAL DIRECTION	DESCRIPTION
		QFN40			
ADC	ADC0	33	I/O	I	ADC channel 0 input
	ADC1	32			ADC channel 1 input
	ADC3	24			ADC channel 3 input
	ADC4	23			ADC channel 4 input
	ADC5	22			ADC channel 5 input
	ADC6	21			ADC channel 6 input
	ADC7	20			ADC channel 7 input
	ADC8	19			ADC channel 8 input
ADC Reference	AREF+	32	I/O	I	ADC external voltage reference, positive terminal
	AREF-	33			ADC external voltage reference, negative terminal
CAN-FD	CAN0TX	4	I/O	O	CAN0 transmit data output
		19			
	CAN0RX	5	I/O	I	CAN0 receive data input
		20			
Clock	X32P	26	I/O	I	32kHz crystal oscillator pin 1
	X32N	27	I/O	I	32kHz crystal oscillator pin 2
	X48P	35	—	I	48MHz crystal oscillator pin 1, Optional TCXO input
	X48N	36	—	I	48MHz crystal oscillator pin 2
	CKMIN	32	I/O	I	HFOSC tracking loop reference clock input
	LFCI	26	I/O	I	GPIO input for low frequency clock input (LFXT bypass clock from pin) or optional TCXO
Comparator	LPCO	3	I/O	O	Low power comparator output
		15			
		27			
	LPC+	21	I/O	I	Low power comparator positive input terminal
		22			
		23			
	LPC-	22	I/O	I	Lower power comparator negative input terminal
		23			



**表 6-4. RHA (QFN40) Peripheral Signal Descriptions (続き)**

FUNCTION	SIGNAL NAME	Pin No.	PIN TYPE	SIGNAL DIRECTION	DESCRIPTION
		QFN40			
Digital Test Bus	DTB0	32	I/O	O	Digital test bus output 0
	DTB1	24			Digital test bus output 1
	DTB2	23			Digital test bus output 2
	DTB3	22			Digital test bus output 3
	DTB4	21			Digital test bus output 4
	DTB5	20			Digital test bus output 5
	DTB6	19			Digital test bus output 6
	DTB7	16			Digital test bus output 7
	DTB8	14			Digital test bus output 8
	DTB9	13			Digital test bus output 9
	DTB10	10			Digital test bus output 10
	DTB11	8			Digital test bus output 11
	DTB12	7			Digital test bus output 12
	DTB13	6			Digital test bus output 13
	DTB14	5			Digital test bus output 14
DTB15	4	Digital test bus output 15			
GPIO	GPIO0	3	I/O	I/O	General-purpose input or output
	GPIO1	4			
	GPIO2	5			
	GPIO3	6			
	GPIO4	7			
	GPIO5	8			
	GPIO7	10			
	GPIO9	11			
	GPIO10	12			
	GPIO11	13			
	GPIO12	14			
	GPIO15	15			
	GPIO16	16			
	GPIO17	19			
	GPIO18	20			
	GPIO19	21			
	GPIO20	22			
GPIO21	23				
GPIO22	24				
GPIO23	26				
GPIO24	27				
GPIO27	32				
GPIO28	33				

表 6-4. RHA (QFN40) Peripheral Signal Descriptions (続き)

FUNCTION	SIGNAL NAME	Pin No.	PIN TYPE	SIGNAL DIRECTION	DESCRIPTION
		QFN40			
I <sup>2</sup> C	I2C0SCL	11	I/O	I/O	I <sup>2</sup> C clock
		23			
		32			
	I2C0SDA	12	I/O	I/O	I <sup>2</sup> C data
		24			
33					
I <sup>2</sup> S	I2S0MCLK	16	I/O	O	I <sup>2</sup> S main clock
	I2S0SCLK	6	I/O	I/O	I <sup>2</sup> S serial clock
		19			
	I2S0WS	10	I/O	I/O	I <sup>2</sup> S word select
		20			
	I2S0SD0	11	I/O	I/O	I <sup>2</sup> S serial data 0
		21			
	I2S0SD1	12	I/O	I/O	I <sup>2</sup> S serial data 1
22					
EXTCI	16	I/O	I	I <sup>2</sup> S external clock	
LRF Digital Output	LRFD0	19	I/O	O	LRF digital output 0
	LRFD1	20			LRF digital output 1
	LRFD2	21			LRF digital output 2
	LRFD3	22			LRF digital output 3
	LRFD4	23			LRF digital output 4
	LRFD5	24			LRF digital output 5
	LRFD6	32			LRF digital output 6
	LRFD7	33			LRF digital output 7
Power	VDDR	1	—	—	Internal supply
		2			
		34			
	VDDS	18	—	—	1.71V to 3.8V DIO supply
		29			
		31			
		38			
	VDDD	28	—	—	For decoupling of internal 1.32V regulated core-supply.
	VDDIO	9	—	—	1.71V to 3.8V split rail I/O supply
17					
DCDC	30	—	—	Switching node of internal DC/DC converter	
Reset	RSTN	25	—	—	Global master device reset (active low)
RF	ANT	39	—	—	50-ohm RF port

**表 6-4. RHA (QFN40) Peripheral Signal Descriptions (続き)**

FUNCTION	SIGNAL NAME	Pin No.	PIN TYPE	SIGNAL DIRECTION	DESCRIPTION
		QFN40			
SPI	SPI0SCLK	6	I/O	I/O	SPI0 clock
		22			
	SPI0POCI	7	I/O	I/O	SPI0 peripheral out controller in
		8			
		24			
	SPI0CSN	10	I/O	I/O	SPI0 chip-select
		21			
	SPI0PICO	7	I/O	I/O	SPI0 peripheral in controller out
		8			
		23			
	SPI1SCLK	15	I/O	I/O	SPI1 clock
		27			
	SPI1POCI	13	I/O	I/O	SPI1 peripheral out controller in
		14			
		33			
	SPI1CSN	16	I/O	I/O	SPI1 chip select
26					
SPI1PICO	13	I/O	I/O	SPI1 peripheral in controller out	
	14				
	32				
SWD	SWDIO	11	I/O	I/O	Serial wire data input/output
	SWDCK	12	I/O	I	Serial wire clock input
Trace	SWO	13	I/O	O	Serial wire output

表 6-4. RHA (QFN40) Peripheral Signal Descriptions (続き)

FUNCTION	SIGNAL NAME	Pin No.	PIN TYPE	SIGNAL DIRECTION	DESCRIPTION
		QFN40			
Timers - Capture/Compare	T0C0	3	I/O	I/O	Capture input-0 / compare output-0 of Timer-0
		19			
		27			
	T0C1	11	I/O	I/O	Capture input-1 / compare output-1 of Timer-0
		20			
	T0C2	12	I/O	I/O	Capture input-2 / compare output-2 of Timer-0
		26			
	T1C0	3	I/O	I/O	Capture input-0 / compare output-0 of Timer-1
		4			
		26			
	T1C1	4	I/O	I/O	Capture input-1 / compare output-1 of Timer-1
		5			
	T1C2	5	I/O	I/O	Capture input-2 / compare output-2 of Timer-1
		7			
	T2C0	4	I/O	I/O	Capture input-0 / compare output-0 of Timer-2
		6			
7					
T2C1	7	I/O	I/O	Capture input-1 / compare output-1 of Timer-2	
	8				
T2C2	8	I/O	I/O	Capture input-2 / compare output-2 of Timer-2	
	10				
T3C0	13	I/O	I/O	Capture input-0 / compare output-0 of Timer-3	
	16				
T3C1	14	I/O	I/O	Capture input-1 / compare output-1 of Timer-3	
	15				
T3C2	14	I/O	I/O	Capture input-2 / compare output-2 of Timer-3	
	15				
Timers - Complementary Capture/PWM	T0C0N	27	I/O	O	Complementary compare/PWM output-0 from Timer-0
	T0C1N	32			Complementary compare/PWM output-1 from Timer-0
	T0C2N	33			Complementary compare/PWM output-2 from Timer-0
	T1C0N	15	I/O	O	Complementary compare/PWM output-0 from Timer-1
	T1C1N	23			Complementary compare/PWM output-1 from Timer-1
	T1C2N	24			Complementary compare/PWM output-2 from Timer-1
	T2C0N	11	I/O	O	Complementary compare/PWM output-0 from Timer-2
	T2C1N	12			Complementary compare/PWM output-1 from Timer-2
	T2C2N	14			Complementary compare/PWM output-2 from Timer-2
	T3C0N	3	I/O	O	Complementary compare/PWM output-0 from Timer-3
		33			
	T3C1N	8	I/O	O	Complementary compare/PWM output-1 from Timer-3
T3C2N	10	Complementary compare/PWM output-2 from Timer-3			
Timers - Fault input	T1F	3	I/O	I	Fault input for Timer-1
		13			
		16			

**表 6-4. RHA (QFN40) Peripheral Signal Descriptions (続き)**

FUNCTION	SIGNAL NAME	Pin No.	PIN TYPE	SIGNAL DIRECTION	DESCRIPTION
		QFN40			
Timers - Prescaler Event	T0PE	5	I/O	O	Prescaler event output from Timer-0
		11			
	T2PE	6	I/O	O	Prescaler event output from Timer-2
		12			
UART	UART0TXD	4	I/O	O	UART0 TX data
		21			
		22			
	UART0RXD	5	I/O	I	UART0 RX data
		21			
		22			
	UART0CTS	20	I/O	I	UART0 clear-to-send input (active low)
	UART0RTS	19	I/O	O	UART0 request-to-send (active low)
	UART1TXD	6	I/O	O	UART1 TX data
		23			
	UART1RXD	7	I/O	I	UART1 RX data
		24			
	UART1CTS	27	I/O	I	UART1 clear-to-send input (active low)
	UART1RTS	26	I/O	O	UART1 request-to-send (active low)

## 7 Specifications

### 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1) (2)</sup>

		MIN	MAX	UNIT
V <sub>DD5</sub>	Supply voltage	-0.3	4.1	V
V <sub>DDIO</sub>	Split rail I/O supply voltage	-0.3	4.1	V
V <sub>in_dio</sub>	Voltage on any digital pin <sup>(3) (4)</sup>	-0.3	V <sub>DD5</sub> + 0.3 or V <sub>DDIO</sub> + 0.3, max 4.1	V
V <sub>in_x48</sub>	Voltage on crystal oscillator pins X48P and X48N	-0.3	1.24	V
V <sub>in_adc</sub>	Voltage on ADC input	0	V <sub>DD5</sub>	V
V <sub>in_rf</sub>	Input level, RF pins		10	dBm
I <sub>in_dio</sub>	Input clamp current on any DIO pin		±2	mA
T <sub>stg</sub>	Storage temperature	-55	150	°C

- Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- All voltage values are with respect to ground, unless otherwise noted.
- Including analog capable DIOs
- For list of digital IO pins that are powered by V<sub>DD5</sub> or V<sub>DDIO</sub>, refer to "Pin Configurations and Functions" section in the data sheet.

### 7.2 ESD and MSL Ratings

			VALUE	UNIT	
V <sub>ESD</sub>	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1) (3) (4)</sup>	pins except ANT	±2000	V
			ANT pin	±1000	V
		Charged device model (CDM), per AEC Q100-011 <sup>(2) (4)</sup>	pins except ANT	±500	V
			ANT pin	±250	V
MSL	Moisture Sensitivity Level		2 <sup>(5)</sup>		

- JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.
- AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
- The ANT pin is an RF type pin, per *Absolute Maximum Ratings* table and complies with recommended ESD limits per JEP and AEC specifications listed above.
- The Moisture Sensitivity Level rating is according to the IPC/JEDEC J-STD-020 industry standard classifications.

### 7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Operating ambient temperature <sup>(1) (3)</sup>	-40	125	°C
Operating junction temperature <sup>(1) (3)</sup>	-40	125	°C
Operating supply voltage (V <sub>DD5</sub> )	1.71	3.8	V
Operating split rail IO supply voltage (V <sub>DDIO</sub> )	1.71	3.8	V
Rising supply voltage slew rate	0	100	mV/μs
Falling supply voltage slew rate <sup>(2)</sup>	0	1	mV/μs

- Operation at or near maximum operating temperature for extended durations will result in a reduction in lifetime.
- For small coin-cell batteries, with high worst-case end-of-life equivalent source resistance, a 10-μF V<sub>DD5</sub> input capacitor must be used to ensure compliance with this slew rate.
- For thermal resistance characteristics refer to *Thermal Resistance Characteristics* table in this document.

## 7.4 DC/DC

Measured on the LP-EM-CC2745R10 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$  with DCDC enabled (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDDS supply voltage for DCDC operation <sup>(1)</sup>		2.2	3.0	3.8	V
Inductor at VDDR pin	Typical value of the component on PCB <sup>(2)</sup>		6.8		$\mu\text{H}$
Load capacitor at VDDR pin	Typical value of the component on PCB <sup>(2)</sup>		10		$\mu\text{F}$

- (1) When the supply voltage drops below the DCDC operation min voltage, the device smoothly transitions to use the on-chip GLDO regulator.
- (2) The capacitor and inductor tolerance of up to +/-50% across temperature and overall part tolerance is considered.

## 7.5 GLDO

Measured on the LP-EM-CC2745R10 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDDS supply voltage for GLDO operation		1.71	3.0	3.8	V
Load capacitor at VDDR pin	Typical value of the component on PCB <sup>(1)</sup>		10		$\mu\text{F}$

- (1) Capacitor tolerance of up to +/-50% across temperature and overall part tolerance is considered.

## 7.6 Power Supply and Modules

Over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>VDDS BOD (Brown-out Detector)</b>					
Untrimmed brownout rising threshold	Before initial boot <sup>(1)</sup>		1.62		V
Trimmed brownout rising threshold <sup>(1)</sup>			1.68		V
Trimmed brownout falling threshold <sup>(1)</sup>			1.67		V
<b>VDDS POR (Power-on Reset)</b>					
POR power-up level			1.5		V
POR power-down level			1.45		V

- (1) Brown-out Detector is trimmed at initial boot, value is kept until device is reset by a POR reset or the RSTN pin

## 7.7 Battery Monitor

Measured on the LP-EM-CC2745R10 reference design with  $T_c = 25^\circ\text{C}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			22		mV
Range		1.71		3.8	V
Accuracy	$V_{\text{DDS}} = 3.0\text{V}$		30		mV

## 7.8 BATMON Temperature Sensor

Measured on the LP-EM-CC2745R10-Q1 reference design with  $V_{\text{DDS}} = 3.0\text{V}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution	$T_c = 25^\circ\text{C}$		1.7		$^\circ\text{C}$
Accuracy	$-40^\circ\text{C}$ to $0^\circ\text{C}$		$\pm 4.0$		$^\circ\text{C}$
Accuracy	$0^\circ\text{C}$ to $125^\circ\text{C}$		$\pm 2.5$		$^\circ\text{C}$

## 7.9 Power Consumption—Power Modes

Measured on the LP-EM-CC2745R10-Q1 reference design  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DD5}} = 3.0\text{V}$ , DC/DC enabled (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TYP	UNIT
<b>Core Current Consumption with DCDC</b>				
$I_{\text{core}}$	Active	MCU running CoreMark from Flash at 96MHz	7.2	mA
$I_{\text{core}}$	Active	MCU running CoreMark from Flash at 96MHz, VDD5 = 3.3V	6.8	mA
$I_{\text{core}}$	Idle	Supply Systems and SRAM powered, flash disabled, DMA disabled	1.5	mA
$I_{\text{core}}$	Idle	Supply Systems and SRAM powered, flash disabled, DMA disabled, VDD5 = 3.3V	1.45	mA
$I_{\text{core}}$	Idle	Supply Systems and SRAM powered, flash disabled, DMA enabled	1.7	mA
$I_{\text{core}}$	Idle	Supply Systems and SRAM powered, flash disabled, DMA enabled, VDD5 = 3.3V	1.6	mA
$I_{\text{core}}$	Idle	Supply Systems and SRAM powered, flash enabled, DMA disabled	1.9	mA
$I_{\text{core}}$	Idle	Supply Systems and SRAM powered, flash enabled, DMA disabled, VDD5 = 3.3V	1.8	mA
$I_{\text{core}}$	Idle	Supply Systems and SRAM powered, flash enabled, DMA enabled	2.2	mA
$I_{\text{core}}$	Idle	Supply Systems and SRAM powered, flash enabled, DMA enabled, VDD5 = 3.3V	2.1	mA
$I_{\text{core}}$	Standby	RTC running, full SRAM retention LFOSC, DCDC recharge current setting (ipeak <sup>(1)</sup> = 0)	0.95	μA
$I_{\text{core}}$	Standby	RTC running, full SRAM retention LFOSC, DCDC recharge current setting (ipeak <sup>(1)</sup> = 0), VDD5 = 3.3V	0.9	μA
$I_{\text{core}}$	Standby	RTC running, full SRAM retention LFXT DCDC recharge current setting (ipeak <sup>(1)</sup> = 0)	1.0	μA
$I_{\text{core}}$	Standby	RTC running, full SRAM retention LFXT DCDC recharge current setting (ipeak <sup>(1)</sup> = 0), VDD5 = 3.3V	0.9	μA
<b>Core Current consumption with GLDO</b>				
$I_{\text{core}}$	Active	MCU running CoreMark from Flash at 96MHz, DC/DC disabled	11.2	mA
$I_{\text{core}}$	Idle	Supply Systems and RAM powered, flash disabled, DMA disabled, DC/DC disabled	2.45	mA
$I_{\text{core}}$	Idle	Supply Systems and RAM powered, flash disabled, DMA enabled, DC/DC disabled	2.75	mA
$I_{\text{core}}$	Idle	Supply Systems and RAM powered, flash enabled, DMA disabled, DC/DC disabled	2.8	mA
$I_{\text{core}}$	Idle	Supply Systems and RAM powered, flash enabled, DMA enabled, DC/DC disabled	3.4	mA
$I_{\text{core}}$	Standby	RTC running, full SRAM retention, DC/DC disabled LFOSC, default GLDO recharge current setting	1.5	μA
$I_{\text{core}}$	Standby	RTC running, full SRAM retention, DC/DC disabled LFXT, default GLDO recharge current setting	1.6	μA
<b>Reset, Shutdown Current Consumption</b>				
$I_{\text{core}}$	Reset	Reset. RSTN pin asserted or VDD5 below power-on-reset threshold	170	nA
$I_{\text{core}}$	Shutdown	Shutdown measured in steady state. No clocks running, no retention, IO wakeup enabled	160	nA
<b>Peripheral Current Consumption</b>				
$I_{\text{peri}}$	RF	Delta current with clock enabled, RF subsystem idle	80	μA
$I_{\text{peri}}$	Timers	Delta current with clock enabled, module is idle <sup>(4)</sup>	6.5	μA
$I_{\text{peri}}$	I <sup>2</sup> C	Delta current with clock enabled, module is idle	11	μA
$I_{\text{peri}}$	SPI	Delta current with clock enabled, module is idle <sup>(3)</sup>	5	μA
$I_{\text{peri}}$	UART	Delta current with clock enabled, module is idle <sup>(2)</sup>	43	μA
$I_{\text{peri}}$	I <sup>2</sup> S	Delta current with clock enabled, module is idle	190	μA
$I_{\text{peri}}$	CRYPTO (LAES)	Delta current with clock enabled, module is idle	10	μA
$I_{\text{peri}}$	APU	Delta current with clock enabled, module is idle	186	μA

- (1) Ipeak refers to the programmable DCDC peak current setting used to vary the maximum DCDC load support.
- (2) Only one UART peripheral instance enabled
- (3) Only one SPI peripheral instance enabled
- (4) Only one LGPT timer instance enabled



## 7.10 Power Consumption—Radio Modes

Measured on the LP-EM-CC2745R10-Q1 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DD5}} = 3.0\text{V}$  with DC/DC enabled (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TYP	UNIT
$I_{\text{RX}}$	Radio receive current	2440MHz, 1Mbps, system bus off <sup>(1)</sup>	6.7	mA
$I_{\text{RX}}$	Radio receive current	2440MHz, 1Mbps, $V_{\text{DD5}} = 3.3\text{V}$ , system bus off <sup>(1)</sup>	6.1	mA
$I_{\text{RX}}$	Radio receive current	2440MHz, 1Mbps, DC/DC disabled, system bus off <sup>(1)</sup>	11.7	mA
$I_{\text{TX}}$	Radio transmit current	-8dBm output power setting 2440MHz, system bus off <sup>(1)</sup>	5.7	mA
$I_{\text{TX}}$	Radio transmit current	-8dBm output power setting 2440MHz, $V_{\text{DD5}} = 3.3\text{V}$ , system bus off <sup>(1)</sup>	5.3	mA
$I_{\text{TX}}$	Radio transmit current	0dBm output power setting 2440MHz, system bus off <sup>(1)</sup>	8.4	mA
$I_{\text{TX}}$	Radio transmit current	0dBm output power setting 2440MHz, $V_{\text{DD5}} = 3.3\text{V}$ , system bus off <sup>(1)</sup>	7.7	mA
$I_{\text{TX}}$	Radio transmit current	0dBm output power setting 2440MHz DC/DC disabled, system bus off <sup>(1)</sup>	14.7	mA
$I_{\text{TX}}$	Radio transmit current	+4dBm output power setting 2440MHz, system bus off <sup>(1)</sup>	10.6	mA
$I_{\text{TX}}$	Radio transmit current	+4dBm output power setting 2440MHz, $V_{\text{DD5}} = 3.3\text{V}$ , system bus off <sup>(1)</sup>	9.7	mA
$I_{\text{TX}}$	Radio transmit current	+6dBm output power setting 2440MHz, system bus off <sup>(1)</sup>	19.4	mA
$I_{\text{TX}}$	Radio transmit current	+6dBm output power setting 2440MHz, $V_{\text{DD5}} = 3.3\text{V}$ , system bus off <sup>(1)</sup>	17.7	mA
$I_{\text{TX}}$	Radio transmit current	+8dBm output power setting 2440MHz, system bus off <sup>(1)</sup>	22.3	mA
$I_{\text{TX}}$	Radio transmit current	+8dBm output power setting 2440MHz, $V_{\text{DD5}} = 3.3\text{V}$ , system bus off <sup>(1)</sup>	20.3	mA
$I_{\text{TX}}$	Radio transmit current	+8dBm output power setting 2440MHz DC/DC disabled	38.6	mA
$I_{\text{TX}}$	Radio transmit current	+10dBm output power setting 2440MHz, system bus off <sup>(1)</sup>	27.1	mA
$I_{\text{TX}}$	Radio transmit current	+10dBm output power setting 2440MHz, $V_{\text{DD5}} = 3.3\text{V}$ , system bus off <sup>(1)</sup>	24.5	mA
$I_{\text{TX}}$	Radio transmit current	+10dBm output power setting 2440MHz DC/DC disabled, system bus off <sup>(1)</sup>	46.5	mA

(1) System bus off refers to device idle mode, DMA disabled, flash disabled.

## 7.11 Nonvolatile (Flash) Memory Characteristics

Over operating free-air temperature range and  $V_{DD5} = 3.0V$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Flash sector size			2		KB
Supported flash erase cycles before failure, full bank <sup>(1)</sup> (5)		30			k Cycles
Supported flash erase cycles before failure, single sector <sup>(2)</sup>		60			k Cycles
Maximum number of write operations per row before sector erase <sup>(3)</sup>				83	Write Operations
Flash retention	105°C	11.4			Years
Flash retention	125°C	10			Years
Flash sector erase current <sup>(6)</sup>			5.8		mA
Flash sector erase time <sup>(4)</sup>	0 erase cycles		2.2		ms
Flash write current <sup>(6)</sup>	full sector at a time		6.6		mA
Flash write time <sup>(4)</sup>	full sector (2KB) at a time, 0 erase cycles		8		ms

- (1) A full bank erase is counted as a single erase cycle on each sector.
- (2) Up to 16 customer-designated sectors can be individually erased an additional 30k times beyond the baseline bank limitation of 30k cycles
- (3) Each wordline is 2048 bits (or 256 bytes) wide. This limitation corresponds to sequential memory writes of 4 (3.1) bytes minimum per write over a whole wordline. If additional writes to the same wordline are required, a sector erase is required once the maximum number of write operations per row is reached.
- (4) This number is dependent on Flash aging and increases over time and erase cycles.
- (5) Aborting flash during erase or program modes is not a safe operation.
- (6) Current consumption when device is performing erase or write operations to a flash sector. DC/DC enabled (ipeak = 0). All peripherals disabled

## 7.12 Thermal Resistance Characteristics

THERMAL METRIC	THERMAL METRIC	PACKAGE	UNIT
		RHA (VQFN)	
		40 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	26.4	°C/W (1)
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	14.7	°C/W (1)
$R_{\theta JB}$	Junction-to-board thermal resistance	8.1	°C/W (1)
$\psi_{JT}$	Junction-to-top characterization parameter	0.2	°C/W (1)
$\psi_{JB}$	Junction-to-board characterization parameter	8.1	°C/W (1)
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	1.6	°C/W (1)

- (1) °C/W = degrees Celsius per watt.

## 7.13 RF Frequency Bands

Over operating free-air temperature range (unless otherwise noted).

PARAMETER	MIN	TYP	MAX	UNIT
Frequency bands	2360		2500	MHz

## 7.14 Bluetooth Low Energy—Receive (RX)

Measured on the LP-EM-CC2745R10-Q1 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DD5}} = 3.0\text{V}$ ,  $f_{\text{RF}} = 2440\text{MHz}$  with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>125 kbps (LE Coded)</b>					
Receiver sensitivity	BER = $10^{-3}$		-103.5		dBm
Receiver saturation	BER = $10^{-3}$		10		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency		> (-250 / 250) <sup>(5)</sup>		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)		> (-90 / 90) <sup>(5)</sup>		ppm
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (255-byte packets)		> (-90 / 90) <sup>(5)</sup>		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at -79dBm, modulated interferer in channel, BER = $10^{-3}$		-1.5		dB
Selectivity, $\pm 1\text{MHz}$ <sup>(1)</sup>	Wanted signal at -79dBm, modulated interferer at $\pm 1\text{MHz}$ , BER = $10^{-3}$		8.5 / 4.5 <sup>(2)</sup>		dB
Selectivity, $\pm 2\text{MHz}$ <sup>(1)</sup>	Wanted signal at -79dBm, modulated interferer at $\pm 2\text{MHz}$ , BER = $10^{-3}$		42 / 31 <sup>(2)</sup>		dB
Selectivity, $\pm 3\text{MHz}$ <sup>(1)</sup>	Wanted signal at -79dBm, modulated interferer at $\pm 3\text{MHz}$ , BER = $10^{-3}$		42 / 40 <sup>(2)</sup>		dB
Selectivity, $\pm 4\text{ MHz}$ <sup>(1)</sup>	Wanted signal at -79dBm, modulated interferer at $\pm 4\text{ MHz}$ , BER = $10^{-3}$		44 / 42 <sup>(2)</sup>		dB
Selectivity, $\pm 6\text{ MHz}$ <sup>(1)</sup>	Wanted signal at -79dBm, modulated interferer at $\geq \pm 6\text{ MHz}$ , BER = $10^{-3}$		49 / 43 <sup>(2)</sup>		dB
Selectivity, $\pm 7\text{MHz}$	Wanted signal at -79dBm, modulated interferer at $\geq \pm 7\text{MHz}$ , BER = $10^{-3}$		51 / 45 <sup>(2)</sup>		dB
Selectivity, Image frequency <sup>(1)</sup>	Wanted signal at -79dBm, modulated interferer at image frequency, BER = $10^{-3}$		31		dB
Selectivity, Image frequency $\pm 1\text{MHz}$ <sup>(1)</sup>	Note that Image frequency + 1MHz is the Co- channel - 1MHz. Wanted signal at -79dBm, modulated interferer at $\pm 1\text{MHz}$ from image frequency, BER = $10^{-3}$		4.5 / 40 <sup>(2)</sup>		dB
<b>500 kbps (LE Coded)</b>					
Receiver sensitivity	BER = $10^{-3}$		-99		dBm
Receiver saturation	BER = $10^{-3}$		10		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency		> (-250 / 250) <sup>(5)</sup>		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)		> (-90 / 90) <sup>(5)</sup>		ppm
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (255-byte packets)		> (-90 / 90) <sup>(5)</sup>		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at -72 dBm, modulated interferer in channel, BER = $10^{-3}$		-3.5		dB
Selectivity, $\pm 1\text{MHz}$ <sup>(1)</sup>	Wanted signal at -72 dBm, modulated interferer at $\pm 1\text{MHz}$ , BER = $10^{-3}$		8 / 4.5 <sup>(2)</sup>		dB
Selectivity, $\pm 2\text{MHz}$ <sup>(1)</sup>	Wanted signal at -72 dBm, modulated interferer at $\pm 2\text{MHz}$ , BER = $10^{-3}$		40 / 28 <sup>(2)</sup>		dB
Selectivity, $\pm 3\text{MHz}$ <sup>(1)</sup>	Wanted signal at -72 dBm, modulated interferer at $\pm 3\text{MHz}$ , BER = $10^{-3}$		40 / 38 <sup>(2)</sup>		dB
Selectivity, $\pm 4\text{ MHz}$ <sup>(1)</sup>	Wanted signal at -72 dBm, modulated interferer at $\pm 4\text{ MHz}$ , BER = $10^{-3}$		42 / 40 <sup>(2)</sup>		dB
Selectivity, $\pm 6\text{ MHz}$ <sup>(1)</sup>	Wanted signal at -72 dBm, modulated interferer at $\geq \pm 6\text{ MHz}$ , BER = $10^{-3}$		46 / 41 <sup>(2)</sup>		dB
Selectivity, $\pm 7\text{MHz}$	Wanted signal at -72 dBm, modulated interferer at $\geq \pm 7\text{MHz}$ , BER = $10^{-3}$		48 / 42 <sup>(2)</sup>		dB
Selectivity, Image frequency <sup>(1)</sup>	Wanted signal at -72 dBm, modulated interferer at image frequency, BER = $10^{-3}$		28		dB

## 7.14 Bluetooth Low Energy—Receive (RX) (続き)

Measured on the LP-EM-CC2745R10-Q1 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$ ,  $f_{\text{RF}} = 2440\text{MHz}$  with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Selectivity, Image frequency $\pm 1\text{MHz}^{(1)}$	Note that Image frequency + 1MHz is the Co- channel – 1MHz. Wanted signal at –72 dBm, modulated interferer at $\pm 1\text{MHz}$ from image frequency, BER = $10^{-3}$		4.5 / 38 <sup>(2)</sup>		dB
<b>1 Mbps (LE 1M)</b>					
Receiver sensitivity	BER = $10^{-3}$		–97		dBm
Receiver saturation	BER = $10^{-3}$		10		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency		> (–250 / 250) <sup>(5)</sup>		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate,		> (–90 / 90) <sup>(5)</sup>		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at –67dBm, modulated interferer in channel, BER = $10^{-3}$		–5.5		dB
Selectivity, $\pm 1\text{MHz}^{(1)}$	Wanted signal at –67dBm, modulated interferer at $\pm 1\text{MHz}$ , BER = $10^{-3}$		7.8 / 5.6 <sup>(2)</sup>		dB
Selectivity, $\pm 2\text{MHz}^{(1)}$	Wanted signal at –67dBm, modulated interferer at $\pm 2\text{MHz}$ , BER = $10^{-3}$		39 / 26 <sup>(2)</sup>		dB
Selectivity, $\pm 3\text{MHz}^{(1)}$	Wanted signal at –67dBm, modulated interferer at $\pm 3\text{MHz}$ , BER = $10^{-3}$		36 / 36 <sup>(2)</sup>		dB
Selectivity, $\pm 4\text{ MHz}^{(1)}$	Wanted signal at –67dBm, modulated interferer at $\pm 4\text{ MHz}$ , BER = $10^{-3}$		46 / 34 <sup>(2)</sup>		dB
Selectivity, $\pm 5\text{MHz}$ or more <sup>(1)</sup>	Wanted signal at –67dBm, modulated interferer at $\geq \pm 5\text{MHz}$ , BER = $10^{-3}$		56		dB
Selectivity, image frequency <sup>(1)</sup>	Wanted signal at –67dBm, modulated interferer at image frequency, BER = $10^{-3}$		26		dB
Selectivity, image frequency $\pm 1\text{MHz}^{(1)}$	Note that Image frequency + 1MHz is the Co- channel – 1MHz. Wanted signal at –67dBm, modulated interferer at $\pm 1\text{MHz}$ from image frequency, BER = $10^{-3}$		5.6 / 36 <sup>(2)</sup>		dB
Out-of-band blocking <sup>(3)</sup>	30MHz to 2000MHz		–10		dBm
Out-of-band blocking	2003MHz to 2399MHz		–10		dBm
Out-of-band blocking	2484 MHz to 2997MHz		–10		dBm
Out-of-band blocking	3000MHz to 12.75GHz (excluding VCO frequency)		–2		dBm
Intermodulation	Wanted signal at 2402MHz, –64dBm. Two interferers at 2405 and 2408MHz respectively, at the given power level		–38		dBm
Spurious emissions, 30 to 1000MHz <sup>(4)</sup>	Measurement in a 50Ω single-ended load.		< –59		dBm
Spurious emissions, 1 to 12.75GHz <sup>(4)</sup>	Measurement in a 50Ω single-ended load.		< –47		dBm
RSSI dynamic range <sup>(6)</sup>			67		dB
RSSI accuracy			$\pm 4$		dB
RSSI resolution			1		dB
<b>2 Mbps (LE 2M)</b>					
Receiver sensitivity	Measured at SMA connector, BER = $10^{-3}$		–93		dBm
Receiver saturation	Measured at SMA connector, BER = $10^{-3}$		10		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency		> (–250 / 250) <sup>(5)</sup>		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (255-byte packets)		> (–90 / 90) <sup>(5)</sup>		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at –67dBm, modulated interferer in channel, BER = $10^{-3}$		–7		dB
Selectivity, $\pm 2\text{MHz}^{(1)}$	Wanted signal at –67dBm, modulated interferer at $\pm 2\text{MHz}$ , Image frequency is at –2MHz, BER = $10^{-3}$		9.5 / 6 <sup>(2)</sup>		dB
Selectivity, $\pm 4\text{ MHz}^{(1)}$	Wanted signal at –67dBm, modulated interferer at $\pm 4\text{ MHz}$ , BER = $10^{-3}$		37 / 29 <sup>(2)</sup>		dB

## 7.14 Bluetooth Low Energy—Receive (RX) (続き)

Measured on the LP-EM-CC2745R10-Q1 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$ ,  $f_{\text{RF}} = 2440\text{MHz}$  with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Selectivity, $\pm 6\text{ MHz}^{(1)}$	Wanted signal at $-67\text{dBm}$ , modulated interferer at $\pm 6\text{ MHz}$ , $\text{BER} = 10^{-3}$		40 / 36 <sup>(2)</sup>		dB
Selectivity, image frequency <sup>(1)</sup>	Wanted signal at $-67\text{dBm}$ , modulated interferer at image frequency, $\text{BER} = 10^{-3}$		6		dB
Selectivity, image frequency $\pm 2\text{MHz}^{(1)}$	Note that Image frequency + 2MHz is the Co-channel. Wanted signal at $-67\text{dBm}$ , modulated interferer at $\pm 2\text{MHz}$ from image frequency, $\text{BER} = 10^{-3}$		-7 / 29 <sup>(2)</sup>		dB
Out-of-band blocking <sup>(3)</sup>	30MHz to 2000MHz		-10		dBm
Out-of-band blocking	2003MHz to 2399MHz		-10		dBm
Out-of-band blocking	2484 MHz to 2997MHz		-10		dBm
Out-of-band blocking	3000MHz to 12.75GHz (excluding VCO frequency)		-2		dBm
Intermodulation	Wanted signal at 2402MHz, $-64\text{dBm}$ . Two interferers at 2408 and 2414 MHz respectively, at the given power level		-38		dBm

- (1) Numbers given as I/C dB
- (2) X / Y, where X is +N MHz and Y is -N MHz
- (3) Excluding one exception at  $F_{\text{wanted}} / 2$ , per Bluetooth Specification
- (4) Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan)
- (5) Actual performance exceeding Bluetooth specification listed here
- (6) The device will saturate at  $-30\text{dBm}$ .

### 7.15 Bluetooth Low Energy—Transmit (TX)

Measured on the LP-EM-CC2745R10-Q1 (R variant) reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$ ,  $f_{\text{RF}} = 2440\text{MHz}$  with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>General Parameters</b>					
Max output power (R variant)	Delivered to a single-ended 50Ω load through integrated balun		10		dBm
Output power programmable range (R variant)	Delivered to a single-ended 50Ω load through integrated balun		30		dB

### 7.16 Bluetooth Channel Sounding

Measured on the LP-EM-CC2745R10Q1 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.3\text{V}$ ,  $f_{\text{RF}} = 2440\text{MHz}$ , Tx output power = +10dBm with DC/DC enabled (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>General Parameters</b>					
	Supported PHY data rate	1		2	Mbps
T_IP1	Range of Interlude Time between Packets	40		145	μs
T_IP2	Range of Interlude Time between CS Tones	40		145	μs
T_FCS	Range of Time for Frequency Change Spacing	100		150	μs
T_PM	Range of Time for Phase Measurement	10		40	μs
T_SW	Range of Antenna switch time	0		10	μs
T_GD	Guard Time between modulated bits and CS Tones		10		μs
T_FM	Time for Frequency Measurement		80		μs
N_AP	Number of Antenna Paths	1		4	

### 7.17 2.4GHz RX/TX CW

Measured on the LP-EM-CC2745R10-Q1 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$ ,  $f_{\text{RF}} = 2440\text{MHz}$  with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>Spurious emissions and harmonics</b>					
Spurious emissions <sup>(1)</sup>	f < 1GHz, outside restricted bands		< -36		dBm
	f < 1GHz, restricted bands ETSI		< -54		dBm
	f < 1GHz, restricted bands FCC		< -55		dBm
	f > 1GHz, including harmonics (ETSI)	+10dBm setting	< -30		dBm
Harmonics <sup>(1)</sup>	Second harmonic		< -42		dBm
	Third harmonic		< -42		dBm

(1) Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan).

## 7.18 Timing and Switching Characteristics

### 7.18.1 Reset Timing

PARAMETER	MIN	TYP	MAX	UNIT
RSTN low duration	1			μs

### 7.18.2 Wakeup Timing

Measured over operating free-air temperature with  $V_{DD5} = 3.0V$  (unless otherwise noted). The times listed here do not include any software overhead (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
MCU, Reset/Shutdown to Active <sup>(1)</sup>		GLDO default charge current setting, VDDR capacitor fully charged <sup>(2)</sup>		350-450		μs
MCU, Standby to Active	MCU, Standby to Active <sup>(3)</sup> (ready to execute code from flash), VGM disabled coming out of standby mode	DC/DC enabled, default recharge current configuration		43		μs
MCU, Standby to Active	MCU, Standby to Active <sup>(3)</sup> (ready to execute code from flash), VGM disabled coming out of standby mode	GLDO enabled, default recharge current configuration		43		μs
MCU, Standby to Active	MCU, Standby to Active (ready to execute code from flash), VGM enabled coming out of standby mode	DC/DC enabled, default recharge current configuration		80		μs
MCU, Standby to Active	MCU, Standby to Active (ready to execute code from flash), VGM enabled coming out of standby mode	GLDO enabled, default recharge current configuration		80		μs
MCU, Idle to Active	MCU, Idle to Active	Flash enabled in idle mode		3		μs
		Flash disabled in idle mode		15		μs

- (1) Wakeup time includes system ROM bootcode execution time (excluding any system ROM secure boot operations). The wakeup time is dependent on the remaining charge on VDDR capacitor when starting the device, and thus how long the device has been in Reset or Shutdown before starting up again.
- (2) This is the best case Reset/Shutdown mode to Active mode time including system ROM bootcode operation (excluding any system ROM secure boot operations) for the specified GLDO charge current setting considering the VDDR capacitor is fully charged and is not discharged during the reset and shutdown events; that is, when the device is in reset / shutdown modes for only a very short period of time
- (3) Dependent on VDDR capacitor voltage level.

### 7.18.3 Clock Specifications

#### 7.18.3.1 48 MHz Crystal Oscillator (HFXT)

Measured on the LP-EM-CC2745R10-Q1 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$ , unless otherwise noted.

PARAMETER		MIN	TYP	MAX	UNIT
	Crystal frequency		48		MHz
$C_L$	Crystal load capacitance <sup>(3)</sup>	5	7 <sup>(2)</sup>	9	pF
Start-up time <sup>(1)</sup>	Until clock is qualified.		130		$\mu\text{s}$

- (1) Start-up time using the TI-provided power driver. Start-up time may increase if driver is not used.
- (2) On-chip default connected capacitance including reference design parasitic capacitance. Connected internal capacitance is changed through software in the Customer Configuration section (CCFG).
- (3) Adjustable load capacitance is integrated into the device. External load capacitors are required for systems targeting compliance with certain regulations.

#### 7.18.3.2 96 MHz RC Oscillator (HFOSC)

Measured on the LP-EM-CC2745R10-Q1 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$ , unless otherwise noted.

		MIN	TYP	MAX	UNIT
Center Frequency			96		MHz
Uncalibrated frequency accuracy	Frequency accuracy until HFXT tracking loop is enabled.		+/-3		%

#### 7.18.3.3 80/90/98 MHz RC Oscillator (AFOSC)

Measured on the LP-EM-CC2745R10-Q1 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$ , unless otherwise noted.

		MIN	TYP	MAX	UNIT
Center Frequency			80 90.3168 98.304		MHz

#### 7.18.3.4 32 kHz Crystal Oscillator (LFXT)

Measured on the LP-EM-CC2745R10-Q1 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$ , unless otherwise noted.

		MIN	TYP	MAX	UNIT
	Crystal frequency		32.768		kHz
Supported crystal load capacitance		6		12	pF
ESR (Equivalent Series Resistance)			30	100	k $\Omega$

#### 7.18.3.5 32 kHz RC Oscillator (LFOSC)

Measured on the LP-EM-CC2745R10-Q1 reference design with  $T_c = 25^\circ\text{C}$ ,  $V_{\text{DDS}} = 3.0\text{V}$ , unless otherwise noted.

		MIN	TYP	MAX	UNIT
	Calibrated frequency		32.768 <sup>(1)</sup>		kHz
Clock accuracy	Sleep clock accuracy when using LFOSC <sup>(3)</sup>		+/-500 <sup>(2)</sup>		ppm

- (1) When using LFOSC as source for the low frequency system clock (LFCLK), the accuracy of the LFCLK-derived Real Time Clock (RTC) can be improved by measuring LFOSC relative to HFXT and compensating for the RTC tick speed. This functionality is available through the TI-provided Power driver.
- (2) Actual value is lower than +/-500ppm prescribed by Bluetooth LE sleep clock accuracy specification.
- (3) Suitable for crystal-less operation of both Bluetooth LE peripheral and central roles with periodic RTC calibration using device HW and SW that is configured through the TI SysConfig tool. For further guidance, please reach out to Texas Instruments for support.



## 7.19 Peripheral Characteristics

### 7.19.1 UART

#### 7.19.1.1 UART Characteristics

Over operating free-air temperature range (unless otherwise noted)

PARAMETER	MIN	TYP	MAX	UNIT
UART rate			3	MBaud

### 7.19.2 SPI

#### 7.19.2.1 SPI Characteristics

Using TI SPI driver, over operating free-air temperature range (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>SCLK</sub> 1/t <sub>sclk</sub>	SPI clock frequency	Controller and Peripheral Mode <sup>(1)</sup> 2.7V ≤ V <sub>DDS</sub> < 3.8V <sup>(2)</sup>			12	MHz
		Controller and Peripheral Mode <sup>(1)</sup> V <sub>DDS</sub> < 2.7V <sup>(2)</sup>			8	
DC <sub>SCLK</sub>	SCLK Duty Cycle		45	50	55	%

(1) Assume interfacing with ideal SPI controller and SPI peripheral devices

(2) If V<sub>DDIO</sub> supply is used to power the specific pins whose DIOs are configured for SPI operation, then, the supply range applies to V<sub>DDIO</sub> in this case.

#### 7.19.2.2 SPI Controller Mode


Using TI SPI driver, over operating free-air temperature range (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>SCLK_H/L</sub>	SCLK High or Low time		(t <sub>SPI</sub> /2) - 1	t <sub>SPI</sub> / 2	(t <sub>SPI</sub> /2) + 1	ns
t <sub>CS.LEAD</sub>	CS lead-time, CS active to clock		1			SCLK
t <sub>CS.LAG</sub>	CS lag time, Last clock to CS inactive		1			SCLK
t <sub>CS.ACC</sub>	CS access time, CS active to PICO data out				1	SCLK
t <sub>CS.DIS</sub>	CS disable time, CS inactive to PICO high impedance				1	SCLK
t <sub>HD.CI</sub>	POCI input data hold time		0			ns
t <sub>VALID.CO</sub>	PICO output data valid time <sup>(1)</sup>	SCLK edge to PICO valid, C <sub>L</sub> = 20 pF			13	ns
t <sub>HD.CO</sub>	PICO output data hold time <sup>(2)</sup>	C <sub>L</sub> = 20 pF	0			ns


(1) Specifies the time to drive the next valid data to the output after the output changing SCLK clock edge

(2) Specifies how long data on the output is valid after the output changing SCLK clock edge

### 7.19.2.3 SPI Timing Diagrams - Controller Mode



☒ 7-1. SPI Timing Diagram - Controller Mode, SPH = 0



☒ 7-2. SPI Timing Diagram - Controller Mode, SPH = 1

### 7.19.2.4 SPI Peripheral Mode

Using TI SPI driver, over operating free-air temperature range (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{CS.LEAD}$	CS lead-time, CS active to clock		1			SCLK
$t_{CS.LAG}$	CS lag time, Last clock to CS inactive		1			SCLK
$t_{CS.ACC}$	CS access time, CS active to POCI data out	VDD <sub>S</sub> = 3.3V			35	ns
$t_{CS.ACC}$	CS access time, CS active to POCI data out	VDD <sub>S</sub> = 1.8V			50	ns
$t_{CS.DIS}$	CS disable time, CS inactive to POCI high impedance	VDD <sub>S</sub> = 3.3V			35	ns
$t_{CS.DIS}$	CS disable time, CS inactive to POCI high impedance	VDD <sub>S</sub> = 1.8V			50	ns
$t_{SU.PI}$	PICO input data setup time		13			ns
$t_{HD.PI}$	PICO input data hold time		0			ns
$t_{VALID.PO}$	POCI output data valid time <sup>(1)</sup>	SCLK edge to MISO valid, $C_L = 20pF$ , 3.3V			35	ns
$t_{VALID.PO}$	POCI output data valid time <sup>(1)</sup>	SCLK edge to MISO valid, $C_L = 20pF$ , 1.8V			50	ns
$t_{HD.PO}$	POCI output data hold time <sup>(2)</sup>	$C_L = 20pF$	0			ns

- (1) Specifies the time to drive the next valid data to the output after the output changing SCLK clock edge  
 (2) Specifies how long data on the output is valid after the output changing SCLK clock edge

### 7.19.2.5 SPI Timing Diagrams - Peripheral Mode




図 7-3. SPI Timing Diagram - Peripheral Mode, SPH = 0




図 7-4. SPI Timing Diagram - Peripheral Mode, SPH = 1

### 7.19.3 I<sup>2</sup>C

#### 7.19.3.1 I<sup>2</sup>C Characteristics

Over operating free-air temperature range (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>SCL</sub>	SCL clock frequency		0		400	kHz
t <sub>HD,STA</sub>	Hold time (repeated) START	f <sub>SCL</sub> = 100kHz	4.0			us
t <sub>HD,STA</sub>	Hold time (repeated) START	f <sub>SCL</sub> > 100kHz	0.6			us
t <sub>SU,STA</sub>	Setup time for a repeated START	f <sub>SCL</sub> = 100kHz	4.7			us
t <sub>SU,STA</sub>	Setup time for a repeated START	f <sub>SCL</sub> > 100kHz	0.6			us
t <sub>HD,DAT</sub>	Data hold time		0			us
t <sub>SU,DAT</sub>	Data setup time	f <sub>SCL</sub> = 100kHz	250			ns
t <sub>SU,DAT</sub>	Data setup time	f <sub>SCL</sub> > 100kHz	100			ns
t <sub>SU,STO</sub>	Setup time for STOP	f <sub>SCL</sub> = 100kHz	4.0			us
t <sub>SU,STO</sub>	Setup time for STOP	f <sub>SCL</sub> > 100kHz	0.6			us
t <sub>BUF</sub>	Bus free time between STOP and START conditions	f <sub>SCL</sub> = 100kHz	4.7			us
t <sub>BUF</sub>	Bus free time between STOP and START conditions	f <sub>SCL</sub> > 100kHz	1.3			us
t <sub>SP</sub>	Pulse duration of spikes suppressed by input deglitch filter		50			ns

### 7.19.3.2 I<sup>2</sup>C Timing Diagram




図 7-5. I<sup>2</sup>C Timing Diagram

## 7.19.4 I<sup>2</sup>S

### 7.19.4.1 I<sup>2</sup>S Controller Mode

Over operating free-air temperature range (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>EXTCl</sub>	External clock input frequency				24	MHz
EXTCl <sub>DC</sub>	External clock input duty cycle		40		60	%
f <sub>MCLK</sub>	MCLK clock output frequency				24	MHz
MCLK <sub>DC</sub>	MCLK clock duty cycle		46		52	%
f <sub>SCLK</sub>	SCLK clock output frequency	VDD <sub>S</sub> = 1.71V			3.27	MHz
f <sub>SCLK</sub>	SCLK clock output frequency	VDD <sub>S</sub> = 3.8V			6.145	MHz
SCLK <sub>DC</sub>	SCLK clock duty cycle		46		54	%
t <sub>WS,valid</sub>	WS data output valid time (Falling edge of SCLK to WS data valid)		42		49	ns
t <sub>SDOUT,valid</sub>	SD data output valid time (Falling edge of SCLK to SD data valid)		37		62	ns
t <sub>SDIN,setup</sub>	SD data input setup time (before rising edge of SCLK)		9			ns
t <sub>SDIN,hold</sub>	SD data input hold time (after rising edge of SCLK)		5			ns

### 7.19.4.2 I<sup>2</sup>S Peripheral Mode

Over operating free-air temperature range (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>SCLK</sub>	SCLK clock input frequency	VDD <sub>S</sub> = 1.71V			3.1	MHz
f <sub>SCLK</sub>	SCLK clock input frequency	VDD <sub>S</sub> = 3.8V			6.145	MHz
SCLK <sub>DC</sub>	SCLK clock duty cycle	VDD <sub>S</sub> = 1.71V	35		65	%
SCLK <sub>DC</sub>	SCLK clock duty cycle	VDD <sub>S</sub> = 3.8V	40		60	%
t <sub>SDOUT,valid</sub>	SD data output valid time (Falling edge of SCLK to SD data valid)		26		47	ns
t <sub>WS,setup</sub>	WS data input setup time (before rising edge of SCLK)		15			ns
t <sub>WS,hold</sub>	WS data input hold time (after rising edge of SCLK)		0			ns

### 7.19.4.2 I<sup>2</sup>S Peripheral Mode (続き)

Over operating free-air temperature range (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>SDIN,setup</sub>	SD data input setup time (before rising edge of SCLK)		9			ns
t <sub>SDIN,hold</sub>	SD data input hold time (after rising edge of SCLK)		5			ns

### 7.19.5 CAN-FD

#### 7.19.5.1 CAN-FD Characteristics

Over operating free-air temperature range (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
CAN_TX_LOAD	MCAN TX load capacitance		4		10	pF
CAN_RX_t <sub>R</sub> CAN_RX_t <sub>F</sub>	MCAN RX rise and fall times	See <sup>(1)</sup>	10		75	ns
t <sub>p(CAN_TX)</sub>	Propagation delay	Transmit shift register to CAN_TX pin			10	ns
t <sub>p(CAN_RX)</sub>	Propagation delay	CAN_RX pin to receive shift register			5	ns

- (1) Min value applicable to faster bitrates (5Mbps). Max value (t<sub>R</sub>/t<sub>F,max</sub>= 75ns) applicable to slower bit rates (unless there is an active slope control to slow it down for slower data rates)

## 7.19.6 GPIO

### 7.19.6.1 GPIO DC Characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>T<sub>A</sub> = 25°C, V<sub>DD5</sub> = 1.8V</b>					
GPIO VOH at 10 mA load	high-drive GPIOs only, max drive setting	1.15	1.54		V
GPIO VOL at 10 mA load	high-drive GPIOs only, max drive setting		0.25	0.5	V
GPIO VOH at 2 mA load	standard drive GPIOs	1.27	1.60		V
GPIO VOL at 2 mA load	standard drive GPIOs		0.19	0.35	V
GPIO pullup current	Input mode, pullup enabled, V <sub>pad</sub> = 0V	39	66	109	μA
GPIO pulldown current	Input mode, pulldown enabled, V <sub>pad</sub> = V <sub>DD5</sub>	10	21	40	μA
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as 0 → 1	0.91	1.11	1.27	V
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as 1 → 0	0.59	0.75	0.91	V
GPIO input hysteresis	IH = 1, difference between 0 → 1 and 1 → 0 points	0.26	0.35	0.44	V
<b>T<sub>A</sub> = 25°C, V<sub>DD5</sub> = 3.0V</b>					
GPIO VOH at 10 mA load	high-drive GPIOs only, max drive setting (add MMR bits)	2.47			V
GPIO VOL at 10 mA load	high-drive GPIOs only, max drive setting (add MMR bits)			0.25	V
GPIO VOH at 2 mA load	standard drive GPIOs	2.52			V
GPIO VOL at 2 mA load	standard drive GPIOs			0.20	V
<b>T<sub>A</sub> = 25°C, V<sub>DD5</sub> = 3.8V</b>					
GPIO pullup current	Input mode, pullup enabled, V <sub>pad</sub> = 0V	170	262	393	μA
GPIO pulldown current	Input mode, pulldown enabled, V <sub>pad</sub> = V <sub>DD5</sub>	60	110	172	μA
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as 0 → 1	1.76	1.98	2.27	V
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as 1 → 0	1.26	1.52	1.79	V
GPIO input hysteresis	IH = 1, difference between 0 → 1 and 1 → 0 points	0.40	0.47	0.54	V
<b>T<sub>A</sub> = 25°C</b>					
V <sub>IH</sub>	Lowest GPIO input voltage reliably interpreted as a <i>High</i>	0.8*V <sub>DD5</sub>			V
V <sub>IL</sub>	Highest GPIO input voltage reliably interpreted as a <i>Low</i>	0.2*V <sub>DD5</sub>			V

## 7.19.7 ADC

### 7.19.7.1 Analog-to-Digital Converter (ADC) Characteristics

T<sub>c</sub> = 25°C, V<sub>DD5</sub> = 3.0V, unless otherwise noted.<sup>(1)</sup>

Performance numbers require use of offset and gain adjustments in software by TI-provided ADC drivers.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>ADC Power Supply and Input Range Conditions</b>						
V <sub>(Ax)</sub>	Analog input voltage range	0		V <sub>DD5</sub>	V	
I <sub>(ADC) single-ended mode</sub>	Operating supply current into V <sub>DD5</sub> terminal	RES = 0x0 (12Bit mode), F <sub>s</sub> = 1.2MSPS, Internal reference OFF (ADC.REFCFG_REFEN = 0), V <sub>eref+</sub> = V <sub>DD5</sub>		480	μA	
		RES = 0x0 (12Bit mode), F <sub>s</sub> = 266ksps, Internal reference ON (ADC.REFCFG_REFEN = 1), REFVSEL = 2.5V		365		
C <sub>I GPIO</sub>	Input capacitance into a single terminal			5	7	pF
R <sub>I GPIO</sub>	Input MUX ON-resistance			0.5	1	kΩ
<b>ADC Switching Characteristics</b>						
F <sub>S ADC REF</sub>	ADC sampling frequency when using the internal ADC reference voltage	ADC.REFCFG_REFEN = 1, RES = 0x0 (12Bits), V <sub>DD5</sub> = 1.71V to V <sub>DD5max</sub>		267 <sup>(2)</sup>	kspS	

### 7.19.7.1 Analog-to-Digital Converter (ADC) Characteristics (続き)

T<sub>c</sub> = 25°C, V<sub>DD5</sub> = 3.0V, unless otherwise noted.<sup>(1)</sup>

Performance numbers require use of offset and gain adjustments in software by TI-provided ADC drivers.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
F <sub>S</sub> ADC REF	ADC sampling frequency when using the internal ADC reference voltage	ADC.REFCFG_REFEN = 1, RES = 0x1 (10Bits), VDD5 = 1.71V to VDD5max			308 <sup>(2)</sup>	ksps
F <sub>S</sub> ADC REF	ADC sampling frequency when using the internal ADC reference voltage	ADC.REFCFG_REFEN = 1, RES = 0x2 (8Bits), VDD5 = 1.71V to VDD5max			400 <sup>(2)</sup>	ksps
F <sub>S</sub> EXTR EF	ADC sampling frequency when using the external ADC reference voltage	ADC.REFCFG_REFEN = 0, VeREF+ = VDD5, RES = 0x0 (12Bits), VDD5 = 1.71V to VDD5max			1.2 <sup>(2)</sup>	MspS
F <sub>S</sub> EXTR EF	ADC sampling frequency when using the external ADC reference voltage	ADC.REFCFG_REFEN = 0, VeREF+ = VDD5, RES = 0x1 (10Bits), VDD5 = 1.71V to VDD5max			1.33 <sup>(2)</sup>	MspS
F <sub>S</sub> EXTR EF	ADC sampling frequency when using the external ADC reference voltage	ADC.REFCFG_REFEN = 0, VeREF+ = VDD5, RES = 0x2 (8Bits), VDD5 = 1.71V to VDD5max			1.6 <sup>(2)</sup>	MspS
N <sub>CONVERT</sub>	Clock cycles for conversion	RES = 0x0 (12Bits)		14		cycles
N <sub>CONVERT</sub>	Clock cycles for conversion	RES = 0x1 (10Bits)		12		cycles
N <sub>CONVERT</sub>	Clock cycles for conversion	RES = 0x2 (8Bits)		9		cycles
t <sub>Sample</sub>	Sampling time	RES = 0x0 (12-bit), R <sub>S</sub> = 25 Ω, C <sub>pext</sub> = 10 pF. +/- 0.5 LSB settling	166.6			ns
t <sub>VSUPPLY/3(sample)</sub>	Sample time required when V <sub>supply</sub> /3 channel is selected		20			μs
<b>ADC Linearity Parameters</b>						
E <sub>I</sub>	Integral linearity error (INL) for single-ended inputs	12-bit Mode, V <sub>R+</sub> = VeREF+ = VDD5, VDD5=1.71-->3.8		+/-2		LSB
E <sub>D</sub>	Differential linearity error (DNL)	12-bit Mode, V <sub>R+</sub> = VeREF+ = VDD5, VDD5=1.71-->3.8		+/-1		LSB
E <sub>O</sub>	Offset error	External reference, V <sub>R+</sub> = VeREF+ = VDD5, VDD5=1.71-->3.8	-3		3	mV
E <sub>O</sub>	Offset error	Internal reference, V <sub>R+</sub> = REFVSEL = 2.5V	-3		3	mV
E <sub>G</sub>	Gain error	External Reference, V <sub>R+</sub> = VeREF+ = VDD5, VDD = 1.71-->3.8		+/- 2		LSB
E <sub>G</sub>	Gain error	Internal reference, V <sub>R+</sub> = REFVSEL = 2.5V		+/- 40		LSB
<b>ADC Dynamic Parameters</b>						
ENOB	Effective number of bits	ADC.REFCFG_REFEN = 0, VeREF+ = VDD5 = 3.3V, VeREF- = 0V, RES = 0x2 (8-bit)		8		bit
ENOB	Effective number of bits	ADC.REFCFG_REFEN = 0, VeREF+ = VDD5 = 3.3V, VeREF- = 0V, RES = 0x1 (10-bit)		9.9		bit
ENOB	Effective number of bits	ADC.REFCFG_REFEN = 0, VeREF+ = VDD5 = 3.3V, VeREF- = 0V, RES = 0x0 (12-bit)		11.2		bit
ENOB	Effective number of bits	ADC.REFCFG_REFEN = 1, REFVSEL = {2.5V, 1.4V}, RES = 0x2 (8-bit)		8		bit
ENOB	Effective number of bits	ADC.REFCFG_REFEN = 1, REFVSEL = {2.5V, 1.4V}, RES = 0x1 (10-bit)		9.6		bit
ENOB	Effective number of bits	ADC.REFCFG_REFEN = 1, REFVSEL = {2.5V, 1.4V}, RES = 0x0 (12-bit)		10.4		bit
ENOB	Effective number of bits	VDD5 reference, RES = 0x0 (12-bit)		11.2		bit
SINAD	Signal-to-noise and distortion ratio	ADC.REFCFG_REFEN = 0, VeREF+ = VDD5 = 3.3V, VeREF- = 0V, RES = 0x0 (12-bit)		69.18		dB
SINAD	Signal-to-noise and distortion ratio	ADC.REFCFG_REFEN = 1, REFVSEL = {2.5V, 1.4V}, RES = 0x0 (12-bit)		64.37		dB
SINAD	Signal-to-noise and distortion ratio	VDD5 reference, RES = 0x0 (12-bit)		69.18		dB
<b>ADC External Reference</b>						



### 7.19.7.1 Analog-to-Digital Converter (ADC) Characteristics (続き)

$T_c = 25^\circ\text{C}$ ,  $V_{\text{DD5}} = 3.0\text{V}$ , unless otherwise noted.<sup>(1)</sup>

Performance numbers require use of offset and gain adjustments in software by TI-provided ADC drivers.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
EXTREF	Positive external reference voltage input	ADC.REFCFG_REFEN=0, ADC reference sourced from external reference pin (VeREF+)	1.4		VDD5	V
EXTREF	Negative external reference voltage input	ADC.REFCFG_REFEN=0, ADC reference sourced from external reference pin (VeREF-)			0	V
<b>ADC Supply Monitor</b>						
ADC Internal Input: $V_{\text{SUPPLY}}/3$ Accuracy	$V_{\text{supply}}$ voltage divider accuracy for supply monitoring	ADC input channel: $V_{\text{supply}}$ monitor	-1.5		1.5	%
ADC Internal Input: $I_{\text{Vsupply}}/3$	$V_{\text{supply}}$ voltage divider current consumption	ADC input channel $V_{\text{supply}}$ monitor. $V_{\text{supply}}=V_{\text{DD5}}=3.3\text{V}$		10		$\mu\text{A}$
<b>ADC Internal and VDD5 Reference</b>						
VDD5REF	Positive ADC reference voltage	ADC reference sourced from VDD5		VDD5		V
ADCRE F	Internal ADC Reference Voltage	ADC.REFCFG_REFEN = 1, REFVSEL = 0, VDD5 = 1.71V - VDD5max		1.4		V
		ADCRE F_EN = 1, REFVSEL = 1, VDD5 = 2.7V - VDD5max		2.5		V
$I_{\text{ADCRE F}}$	Operating supply current into VDD5 terminal with internal reference ON	ADC.REFCFG_REFEN = 1, VDD5 = 1.7V to VDD5max, REFVSEL = {0,1}		80		$\mu\text{A}$
$t_{\text{ON}}$	Internal ADC Reference Voltage power on-time	ADC.REFCFG_REFEN = 1		2		$\mu\text{s}$

- (1) Using IEEE Std 1241-2010 for terminology and test methods  
(2) Measured with 48MHz HFXT

## 7.19.8 Comparators

### 7.19.8.1 Low Power Comparator

$T_c = 25^\circ\text{C}$ ,  $V_{\text{DD5}} = 3.0\text{V}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage range		0		$V_{\text{DD5}}$	V
Clock frequency			32		KHz
Voltage Divider Accuracy	Input voltage range is between $V_{\text{DD5}}/4$ and $V_{\text{DD5}}*3/4$		97%		
Offset	Measured at $V_{\text{DD5}} / 2$ (Errors seen when using two external inputs )		+/-15		mV
Decision time	Step from -50mV to 50mV		1	3	Clock Cycle
Comparator enable time	COMP_LP disable → enable, VIN+, VIN- from pins, Overdrive $\geq 20\text{mV}$		80		$\mu\text{s}$
Current consumption	Including using $V_{\text{DD5}}/2$ as internal reference at VIN-comparator terminal		370		nA

## 7.19.9 Voltage Glitch Monitor


Over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>VGM</b>					
Current consumption from $V_{\text{DD5}}$ supply	VGM enabled		60		$\mu\text{A}$
Turn-on time	From VGM enabled to VGM ready		50		$\mu\text{s}$


## 7.20 Typical Characteristics

All measurements in this section are done with  $T_c = 25^\circ\text{C}$  and  $V_{\text{DDS}} = 3.0\text{V}$ , unless otherwise noted. See [Recommended Operating Conditions](#) for device limits. Values exceeding these limits are for reference only.

### 7.20.1 MCU Current




**7-6. Active Mode (MCU) Current vs Supply Voltage ( $V_{\text{DDS}}$ ) (Running CoreMark)**




**7-7. Standby Mode (MCU) Current vs Temperature (SRAM and partial register retention, RTC enabled),  $V_{\text{DDS}} = 3.3\text{V}$**

### 7.20.2 RX Current




**7-8. RX Current vs Temperature (BLE 1Mbps, 2.44GHz),  $V_{\text{DDS}} = 3.3\text{V}$**




**7-9. RX Current vs Supply Voltage ( $V_{\text{DDS}}$ ) (BLE 1Mbps, 2.44GHz)**


### 7.20.3 TX Current




7-10. TX Current vs Temperature (BLE 1Mbps, 2.44GHz, 0dBm), VDD5 = 3.3V



7-11. TX Current vs Temperature (BLE 1Mbps, 2.44GHz, +10dBm), VDD5 = 3.3V



7-12. TX Current vs Supply Voltage (VDD5) (BLE 1Mbps, 2.44GHz, 0dBm)



7-13. TX Current vs Supply Voltage (VDD5) (BLE 1Mbps, 2.44GHz, +10dBm)

#### 注

The DCDC load support increases with VDD5 supply voltage up to a specific supply threshold. Beyond this threshold the load support typically drops before increasing again until the next threshold. For high TX output power settings, the load on VDD5 can exceed the DCDC load support and the extra load is supplied by internal GLDO. This manifests as multiple slight peaks on the TX current curve as a function of increasing VDD5 supply voltage.

表 7-1 shows typical TX current and output power for different output power settings.

**表 7-1. Typical TX Current and Output Power**

2.4GHz, VDDS = 3.3V, DC/DC enabled, Temperature = 25°C (Measured on LP-EM-CC2745R10-Q1)			
txPowerTable Index	TX Power Setting [dBm] (SmartRF Studio)	Typical Output Power [dBm]	Typical Current Consumption [mA]
1	10	10	24.5
2	9	9	22.3
3	8	7.9	20.3
4	7.5	7.3	19.5
5	7	6.8	18.8
6	6.5	6.25	18
7	6	5.9	17.7
8	5.5	5.4	17.2
9	5	4.9	10.8
10	4.5	4.6	10
11	4	4.1	9.7
12	3.5	3.6	9.3
13	3	3.2	9.0
14	2.5	2.6	8.7
15	2	2.1	8.7
16	1.5	1.7	8.5
17	1	1.1	8.2
18	0.5	0.65	8.0
19	0	0.1	7.7
20	-4	-3.9	5.8
21	-8	-7.9	5.3
22	-12	-11.8	5.0
23	-16	-15.9	4.8
24	-20	-20	4.7

### 7.20.4 RX Performance




Figure 7-14. Sensitivity vs Frequency (BLE 1Mbps)




Figure 7-15. Sensitivity vs Temperature (BLE 1Mbps, 2.44GHz)




Figure 7-16. Sensitivity vs Supply Voltage (VDDSD) (BLE 1Mbps, 2.44GHz)




Figure 7-17. Sensitivity vs Supply Voltage (VDDSD) (BLE 1Mbps, 2.44GHz, DC/DC disabled)






Figure 7-18. RSSI Error vs Input Level (dBm)


### 7.20.5 TX Performance




**7-19. Output Power vs Temperature (BLE 1Mbps, 2.44GHz, 0dBm)**




**7-20. Output Power vs Temperature (BLE 1Mbps, 2.44GHz, +10dBm)**




**7-21. Output Power vs Supply Voltage (VDD5) (BLE 1Mbps, 2.44GHz, 0dBm)**



**7-22. Output Power vs Supply Voltage (VDD5) (BLE 1Mbps, 2.44GHz, +10dBm)**




**7-23. Output Power vs Frequency (BLE 1Mbps, 0 dBm)**




**7-24. Output Power vs Frequency (BLE 1Mbps, +10 dBm)**


### 7.20.6 ADC Performance




7-25. ENOB vs Input Frequency (Internal Reference)




7-26. ENOB vs Sampling Frequency ( $V_{in}=3V$  Ramp Wave, Internal Reference,  $F_{in}=F_s/10$ )




7-27. ENOB vs Input Frequency (External Reference = 3.0V)



7-28. ENOB vs Sampling Frequency ( $V_{in}=3V$  Ramp Wave, Internal Reference, 200ksps)




7-29. INL vs ADC Code ( $V_{in}=3V$  Ramp Wave, Internal Reference, 200ksps)




7-30. DNL vs ADC Code ( $V_{in}=3V$  Sine Wave, Internal Reference, 200ksps)





7-31. ADC Accuracy vs Temperature ( $V_{in}=1V$ , Internal Reference, 200ksps)



7-32. ADC Accuracy vs Supply Voltage ( $V_{in}=1V$ , Internal Reference, 200ksps)

## 8 Detailed Description

### 8.1 Overview

Section 4 shows the core modules of the CC274x devices.

### 8.2 System CPU

The CC27xx SimpleLink™ Wireless MCU contains an Arm® Cortex®-M33 system CPU, which runs the application, the protocol stacks, and the radio. The Cortex-M33 processor achieves an optimal blend of real-time determinism, energy efficiency, software productivity, and system security. The 32-bit processor core is built with the mainline extension Armv8-M architecture designed for low-latency processing. The Cortex-M33 processor offers multiple benefits to developers including:

- Real-time deterministic, high-performance interrupt handling with 32-bit performance
- Security foundation with the addition of TrustZone-M technology
- Low-power processing with ease of software development

The Cortex-M33 processor offers multiple benefits to developers making it ideal for automotive, IoT, and embedded applications that require efficient security or digital signal control. Some of the features include:

- Armv8-M architecture with mainline extension
- Thumb/Thumb-2 subset instruction support
- 3-stage pipeline
- Software security:
  - TrustZone-M for Armv8-M, with Security Attribution Unit (SAU) of up to eight regions
  - Stack limit boundaries and checking
- DSP extension: including all the V8.1-M DSP/SIMD instructions
- Floating Point Unit (FPU): single precision floating point unit, IEEE 754 compliant
- Memory Protection Unit (MPU) with eight regions for the secure state (MPU\_S) and 8 regions for non-secure state (MPU\_NS)
- 24-bit SysTick timer for each security domain
- Integrated Nested Vectored Interrupt Controller (NVIC) supporting Non-Maskable Interrupt (NMI)
- Low-power sleep modes
  - Arm® SLEEP maps to the device's idle power mode
  - Arm® DEEPSLEEP maps to the device's standby power mode
- Serial Wire Debug ports with up to eight breakpoints and four watchpoints
- Data Watchpoint and Trace (DWT), and Instrumentation Trace Macrocell (ITM)
- 96MHz operation on CC27xx with 1.41DMIPS/MHz and 3.85 CoreMark® / MHz (running CoreMark® from flash) performance
- Arm® CDE (Custom Data Extension) instruction support for machine learning acceleration

Additionally, the CC27xx devices are compatible with all Arm® tools and software.

## 8.3 Radio (RF Core)

The low-power RF Core (LRF) implements a high-performance and highly flexible RF subsystem containing RF and baseband circuitry in addition to a software-defined digital radio (LRFD). LRFD provides a high-level, command-based API to the main CPU and handles all of the timing critical and low-level details of many different radio PHYs. Several signals are also available to control external circuitry such as RF switches or range extenders autonomously.

The modem is highly configurable and has the flexibility to support future standards. It is not programmable by customers but is instead loaded with precompiled images provided in the radio driver in the SimpleLink™ Low Power F3 software development kit (SDK). This mechanism allows the radio platform to be updated for support of future versions of standards with over-the-air (OTA) updates while still using the same silicon. LRFD stores the code images in the RF SRAM and does not make use of any ROM memory, thus image loading from flash only occurs once after boot, and no patching is required when exiting power modes.

### 8.3.1 Bluetooth® Low Energy

The RF Core offers full support for Bluetooth® Low Energy, including the high-speed 2Mbps physical layer and the 500kbps and 125kbps long-range PHYs (Coded PHY) through the TI-provided Bluetooth® stack or through a standardized host controller interface.

The RF Core and the TI-provided Bluetooth® stack support the Bluetooth® 6 Channel Sounding feature to enable a new high-accuracy and low-cost distance measurement method between two Bluetooth® LE devices.

## 8.4 Memory

The CC27xx devices support up to 1MB of nonvolatile (Flash) memory to provide storage for code and data. The flash memory is in-system programmable and erasable. Dual flash banks (up to 512kB each) are supported to enable reading/execution from one flash bank when erasing/writing to the other flash bank. Special flash memory sectors contain Customer Configuration (CCFG) and Security Configuration (SCFG) sections that are used by system ROM bootcode and TI-provided drivers to configure the device. The CCFG and SCFG configurations are generated using the device configuration Sysconfig tool.

Up to 162KB of ultra-low leakage system static RAM (SRAM) can be used for both storage of data and execution of code. Retention of SRAM contents in Standby power mode is enabled by default and included in Standby mode power consumption numbers. Parity checking for detecting bit errors in memory is an optional feature that is built-in to reduce chip-level soft errors and increase reliability. With the SRAM parity enabled, the SRAM size is limited to 144KB.

Upon regular device boot, the user application can use hardware mechanisms for SRAM clearing. To improve code execution speed and reduce power consumption when executing code from nonvolatile memory, a 4-way set-associative 8KB cache is enabled by default to cache and prefetch instructions read by the system CPU.

The system ROM includes device bootcode firmware that is the first piece of code that executes upon device power-up or reset. The system ROM handles the execution of device start-up routines, initial device trimming, and device security features including secure boot operations and device lifecycle management. The system ROM also contains a serial (SPI and UART) bootloader that can be used for the initial programming of the device. The system ROM firmware includes open-source MCUBoot software that is licensed under APACHE-2.0. See the corresponding license terms and notice information in [Software License and Notice](#) section. Some system ROM firmware is licensed under the BSD-3-clause license.

## 8.5 Hardware Security Module (HSM)

The CC27xx devices have an integrated hardware security module (HSM) supporting an isolated environment for cryptographic, key management, secure counters, and random number generation operations. Selected algorithms are protected from differential power analysis (DPA) side channel attacks. Together with a large selection of open-source cryptography libraries provided with the Software Development Kit (SDK), the system enables secure and future proof automotive and IoT applications to be easily built on the platform.

The following cryptographic functions using energy efficient accelerators and RNG functions are accelerated by the HSM:

- Key Agreement Schemes
  - Elliptic Curve Diffie-Hellman with static or ephemeral keys (ECDH and ECDHE)
  - Diffie Hellman with static or ephemeral keys (DH and DHE)
- Signature Processing
  - Elliptic Curve Diffie-Hellman Digital Signature Algorithm (ECDSA)
  - Edwards-Curve Digital Signature Algorithm (EdDSA)
  - RSA PKCS #1 v1.5
  - RSA PSS
- Message Authentication Codes
  - AES CBC-MAC
  - AES CMAC
  - HMAC with SHA2-224, SHA2-256, SHA2-384, and SHA2-512
- Block Cipher Modes of Operation
  - AES CCM and AES CCM\* (CCM-Star)
  - AES GCM
  - AES ECB
  - AES CBC
  - AES CTR
- Hash Algorithms
  - SHA2-224
  - SHA2-256
  - SHA2-384
  - SHA2-512
- Random Number Generation
  - TRNG (True Random Number Generator)
  - AES-CTR DRBG (Deterministic Random Bit Generator)

Cryptographic key sizes and types include:

- Advanced Encryption Standard (AES) key sizes of 128, 192, and 256 bits
- RSA key sizes up to 3072 bits (Sign and Verify supported), and up to 4096 bits (verify only)
- Diffie-Hellman key sizes of 2048 bits and 3072 bits
- Elliptic Curve Support
  - Short Weierstrass
    - NIST-P224 (secp224r1), NIST-P256 (secp256r1), NIST-P384 (secp384r1), NIST-P521 (secp521r1)
    - Brainpool-256R1, Brainpool-384R1, Brainpool-512R1
  - Montgomery
    - Curve25519
  - Twisted Edwards form
    - Ed25519

DPA countermeasures are implemented for:

- AES operations
- ECDSA operations

The HSM executes the HSM firmware from a secured flash region. 96KB of the device flash memory is reserved for the HSM firmware. The HSM firmware is verified by the HSM ROM during HSM boot process. Secure firmware update of the HSM firmware image on-chip is handled by the system ROM bootcode and the HSM ROM.

The HSM also has a data RAM region that is not accessible to the rest of the system (system CPU, DMA, debug access, and so on). The data RAM region is retained in low power modes, supporting quick power up of the

HSM and retention of key material. In addition to the storage of key material in data RAM, the HSM supports importing and exporting wrapped key material (NIST SP800-38F) with a key unique to the device, known as a HW Unique Key (HUK). This allows keys to be securely stored anywhere in the system's nonvolatile (Flash) memory.

The HSM is accessible to the application running on the system CPU in a controlled manner via the HSM mailbox interface. The HSM is a bus controller in the device and can access the system memory directly, enabling better efficiency for moving data during cryptographic operations.

The SimpleLink Low Power F3 software development kit (SDK) includes the encrypted and authenticated HSM firmware needed to be programmed on-chip for the HSM operation and drivers for all HSM functions.

## 8.6 Cryptography

The CC27xx devices also integrates LAES, an AES-128 cryptography hardware accelerator (outside the HSM), to support latency critical link-layer encryption/decryption operations prescribed by the wireless protocols. It also has the benefit of being lower power and improves availability and responsiveness of the system because the cryptography operations run in a background hardware thread. The AES hardware accelerator supports the following block cipher modes and message authentication codes:

- AES ECB encrypt-only
- AES CBC encrypt-only
- AES CTR encrypt/decrypt
- AES CBC-MAC
- AEC CCM (uses a combination of CTR + CBC-MAC hardware via software drivers)

Software implementation of AES GCM cipher mode using LAES for low level cryptographic operations is supported. The AES hardware accelerator can be fed with plaintext/ciphertext from either CPU or using DMA. Sustained throughput of one 16-byte ECB block per 23 cycles is possible corresponding to > 30Mbps.

## 8.7 Timers

A large selection of timers are available as part of the CC27xx devices. These timers are:

### Real-Time Clock (RTC)

The RTC is a 67-bit, 2-channel timer running on the LFCLK system clock. The RTC is active in STANDBY and ACTIVE power states. Upon asynchronous device resets (that is, reset pin, exit from shutdown, LF clock loss, and so on), the RTC is reset. However, upon internally generated synchronous device resets (for example, WDT, debug reset, system reset request, and so on), the RTC is not reset.

The RTC accumulates time elapsed since its last reset on each LFCLK. It is also possible to update the RTC value as part of the RTC configuration to match a different time base. The RTC counter is incremented by LFCLK at a rate between 30kHz and 34kHz depending on the LF clock source. LFINC indicates the period of LFCLK in  $\mu\text{s}$  with an additional granularity of 16 fractional bits and is used to increment time in the RTC. Hardware measurement circuitry can automatically measure the LFCLK period whenever HFXT is running and update LFINC.

The counter can be read from two 32-bit registers. RTC.TIME8U has a range of approximately 9.5 hours with an LSB representing 8 microseconds. RTC.TIME524M has a range of approximately 71.4 years with an LSB representing 524 milliseconds.

There is hardware synchronization between the system timer (SYSTIM) and the RTC so that the multichannel and higher resolution SYSTIM remain in synchronization with the RTC's time base.

The RTC has two channels: one compare channel and one capture channel which is capable of waking the device out of the standby power state. The RTC compare channel is typically used only by system software and only during the standby power state.

## System Timer (SYSTIM)

The SYSTIM is a 34-bit, 6-channel wrap-around timer with a per-channel selectable 32b time slice with either a 1 $\mu$ s resolution and 1h11m35s range or 250ns resolution and 17m54s range. One channel is reserved for system software, three channels are reserved for radio software and two channels are freely available to user applications. All user-available channels support both capture and single-shot compare (posting an event) operation.

For software convenience, a hardware synchronization mechanism automatically ensures that the RTC and SYSTIM share a common time base. Another software convenience feature is that SYSTIM qualifies any submitted compare values so that the timer channel will immediately trigger if the submitted event is in the immediate past (4.294s with 1 $\mu$ s resolution and 1.049s with 250ns resolution).

## General Purpose Timers (LGPT)

The CC27xx devices provide four LGPTs with 3  $\times$  16-bit timers and 1  $\times$  32-bit timers, all running on up to 48MHz. The LGPTs support a wide range of features such as:

- Three capture/compare channels
- One-shot or periodic counting
- Pulse width modulation (PWM)
- Time counting between edges and edge counting
- Input filter implemented on each of the channels for all timers
- IR generation feature using Timer-0 and Timer-1
- Dead band feature available on Timer-1

The timer capture/compare and PWM signals are connected to IOs through the IO controller module (IOC) and the internal timer event connections to CPU, DMA, and other peripherals are through the event fabric, which allows the timers to interact with signals such as GPIO inputs, other timers, DMA and ADC. Two LGPTs support quadrature decoder mode to enable buffered decoding of quadrature-encoded sensor signals. The LGPTs are available in device Active and Idle power modes.

表 8-1. Timer Comparison

CC27xx GP TIMER FEATURE	TIMER 0	TIMER 1	TIMER 2	TIMER 3
Counter Width	16-bit	16-bit	16-bit	32-bit
Quadrature Decoder	Yes	No	Yes	No
Park Mode on Fault	No	Yes	No	No
Programmable Deadband Insertion	No	Yes	No	No

## Watchdog Timer

The watchdog timer is used to regain control if the system operates incorrectly due to software errors. Upon counter expiry, the watchdog timer resets the device when periodic monitoring of the system components and tasks fails to verify proper functionality. The watchdog timer runs on a 32kHz clock rate and operates in device active, idle, and standby modes, and cannot be stopped once enabled.

## 8.8 Algorithm Processing Unit (APU)

The APU is a generic mathematical acceleration module that operates with single-precision floating point numbers (IEEE 754 format) and is optimized to work with complex numbers. The APU runs at 96MHz, operates autonomously from the main CPU in the system, and can be used to offload numerically intensive operations. This module handles efficient vector (and matrix) operations and sustains one complex Multiply-and-Add operation per clock cycle. These operations are extensively used in advanced post-processing algorithms



needed for accurate phase-based distance estimation using the Bluetooth® LE Channel Sounding mechanism; thereby, optimizing the overall channel sounding-based distance estimation latency and energy efficiency.

The APU has 8KB of local data memory (separate from the system RAM) where the application can read/write data. The APU incorporates a programmable core to handle advanced APIs developed for the APU hardware accelerator submodules. The SimpleLink™ Low Power F3 software development kit (SDK) includes the APU APIs that are executed by the APU programmable core within RAM-based local program memory (separate from the system RAM and VCE data RAM).

The user application handles chain-calling the different APU APIs and moving data in/out of the APU local data memory. The SimpleLink™ Low Power F3 software development kit (SDK) supports SW drivers and examples to enable APU operations.

## 8.9 Serial Peripherals and I/O

The CC27xx devices provide 2xUART, 2xSPI, 1xI2C, 1xCAN-FD, and 1xI2S serial peripherals.

The UART module implements universal asynchronous receiver and transmitter functions. They support flexible baud-rate generation up to a maximum of 3Mbps and IRDA SIR mode of operation.

The SPI module supports the SPI controller and peripherals up to 12MHz with configurable phase and polarity.

The I<sup>2</sup>C module communicates with devices compatible with the I<sup>2</sup>C standard. The I<sup>2</sup>C interface can handle 100kHz and 400kHz operation and can serve as both controller and target.

The CAN-FD module communicates with devices supporting Classic CAN (1Mbps) and CAN Flexible Data (FD) (up to 5Mbps) modes. CAN-FD supports faster data speed, higher data capacity (up to 64B payload size per CAN frame), and dynamic switching between different data rates and longer or shorter messages; thereby, enabling several system operational advantages compared to classic CAN.

The I<sup>2</sup>S interface handles digital audio and can also interface with pulse-density modulation microphones (PDM).

The I/O controller (IOC) controls the digital I/O pins and contains multiplexer circuitry to allow a set of peripherals to be assigned to I/O pins in a fixed manner over DIOs. All digital I/Os are interrupt and wake-up capable, have a programmable pullup and pulldown function, and can generate an interrupt on a negative or positive edge (configurable). When configured as an output, pins can function as either push-pull, open-drain, or open-source.

Some GPIOs have high-drive capabilities, which are marked in bold in [RHA \(6mm × 6mm\) Pinout, 0.5mm Pitch \(Top View\)](#).

VDDIO split rail I/O supply enables using a different I/O supply rail compared to the main VDDS supply rail. This enables applications to interface with other system components at a different voltage level compared to the main VDDS power supply level. GPIOs supplied by VDDIO and VDDS supplies are listed in orange or blue respectively in [RHA \(6mm × 6mm\) Pinout, 0.5mm Pitch \(Top View\)](#). The voltage rails supplied on VDDS and VDDIO pins can ramp up and down in any order, independent of each other, and any combination of VDDS and VDDIO supplies being unpowered can be supported indefinitely. This simplifies the system-level power supply design, where it is not needed to control the availability or ramp up/down sequence of these supplies at the VDDIO and VDDS pins.

For more information, see the [CC27xx SimpleLink™ Wireless MCU Technical Reference Manual](#).

## 8.10 Battery and Temperature Monitor

A combined temperature and battery voltage monitor are available in the CC27xx devices. The battery and temperature monitor allow an application to continuously monitor on-chip temperature and supply voltage and respond to changes in environmental conditions as needed. The module contains window comparators to interrupt the system CPU when temperature or supply voltage go outside defined windows. These events can also be used to wake up the device from Standby mode through the Always-On (AON) event fabric.

## 8.11 Voltage Glitch Monitor (VGM)

The CC27xx devices support the VGM on-chip to mitigate security risks from low-cost and low-effort physical non-invasive fault attacks.

The VGM is enabled by default during device boot time operations. After the device boot operations, the VGM can be kept enabled or optionally disabled during device runtime operations based on application security needs.

## 8.12 $\mu$ DMA

The device includes a direct memory access ( $\mu$ DMA) controller. The  $\mu$ DMA controller provides a way to offload data-transfer tasks from the system CPU, thus allowing for more efficient use of the processor and the available bus bandwidth. The  $\mu$ DMA controller can perform transfers between memory-and-memory or between memory-and-peripherals. The  $\mu$ DMA controller supports triggers from the various on-chip peripherals and can be programmed to automatically perform transfers between peripherals and memory when the peripheral is ready to transfer more data.

For applications using TrustZone-M, upon device bootup, the  $\mu$ DMA is configured as a secure peripheral by default and can be configured as a non-secure peripheral by the application. The  $\mu$ DMA channels cannot individually be configured as secure or non-secure peripheral and so, the application is required to select at compile time if the SDK shall configure the  $\mu$ DMA controller as a secure or non-secure peripheral. The SimpleLink Low Power F3 SDK  $\mu$ DMA drivers support using the  $\mu$ DMA as a non-secure peripheral for application operations.

Some features of the  $\mu$ DMA controller include the following (this is not an exhaustive list):

- Channel operation of up to 12 channels, with 8 channels having a dedicated peripheral interface (multiplexed) and 4 channels having the ability to be triggered through configurable events. Transfer modes: memory-to-memory, memory-to-peripheral, peripheral-to-memory, and peripheral-to-peripheral.
- Data sizes of 8, 16, and 32 bits.
- Ping-pong mode for continuous streaming of data.

## 8.13 Debug

On-chip debugging is supported through the serial wire debug (SWD) interface, which is an Arm<sup>®</sup> bi-directional 2-wire protocol that communicates with the SWD controller and enables complete debug functionality. SWD is fully compatible with Texas Instruments XDS family of debug probes. The Cortex M33 core supports advanced debugging features, including Data Watchpoint and Trace unit (DWT), which supports watchpoints and system profiling for the CM33 processor. The Cortex M33 core also supports Instrumentation Trace Macrocell (ITM), which supports print style debugging to trace operating system (OS) and application events and provides diagnostic system information.



## 8.14 Power Management

To minimize power consumption, the CC27xx devices support multiple power modes and power management features (see 表 8-2).

**表 8-2. Power Modes**

MODE	SOFTWARE CONFIGURABLE POWER MODES <sup>(1)</sup>				RESET PIN HELD
	ACTIVE	IDLE	STANDBY	SHUTDOWN	
CPU	Active	Off	Off	Off	Off
Flash	On	Available	Off	Off	Off
SRAM	On	On	Retention	Off	Off
Radio	Available	Available	Off	Off	Off
Supply System	On	On	Duty Cycled	Off	Off
CPU register retention	Full	Full	Full <sup>(2)</sup>	No	No
SRAM retention	Full	Full	Full	Off	Off
96 MHz high-speed clock (HFCLK)	HFOSC <sup>(3)</sup>	HFOSC <sup>(3)</sup>	Duty Cycled <sup>(4)</sup>	Off	Off
80/90/98 MHz Auxiliary Frequency Oscillator (AFOSC)	AFOSC	AFOSC	Off <sup>(5)</sup>	Off	Off
32 kHz low-speed clock (LFCLK)	LFXT or LFOSC	LFXT or LFOSC	LFXT or LFOSC	Off	Off
Peripherals	Available	Available	IOC, BATMON, RTC, LPCOMP	Off	Off
Wake-up on RTC	N/A	Available	Available	Off	Off
Wake-up on pin edge	N/A	Available	Available	Available	Off
Wake-up on reset pin	On	On	On	On	On
Brownout detector (BOD)	On	On	Duty Cycled	Off	Off
Power-on reset (POR)	On	On	On	On	On
Watchdog timer (WDT)	Available	Available	Available	Off	Off

- (1) "Available" indicates that the specific IP or feature can be enabled by the user application in the corresponding device operating modes. "On" indicates that the specific IP or feature is turned on irrespective of the user application configuration of the device in the corresponding device operating mode. "Off" indicates that the specific IP or feature is turned off and not available for the user application in the corresponding device operating mode.
- (2) Software-based retention of CPU registers with context save and restore when entering and exiting standby power mode.
- (3) In active and idle power modes, the HFOSC tracking loop is enabled by default, thereby enabling 48MHz HFXT as well.
- (4) If LFOSC HW calibration is enabled in standby mode, then, HFOSC tracking loop requiring HFXT is duty-cycled. If not, only HFOSC is duty-cycled during recharge cycles.
- (5) AFOSC standby behavior is controlled by AFOSCCTL.AUTODIS. When set, AFOSC is disabled when entering standby. Enabling AFOSC again on standby exit must be done by software.

In the **Active** mode, both of MCU and AON power domains are powered. Clock gating is used to minimize power consumption. Clock gating to peripherals/subsystems is controlled manually by the CPU.

In **Idle** mode, the CPU is in sleep but selected peripherals and subsystems (such as the radio) can be active. Infrastructure (Flash, ROM, SRAM, bus) clock gating is possible depending on the state of the DMA and debug subsystem.

In **Standby** mode, only the always-on (AON) domain is active. An external wake-up event, RTC event, or comparator event (LP-COMP) is required to bring the device back to active mode. Pin Reset will also drive the device from Standby to Active. MCU peripherals with retention do not need to be reconfigured when waking up again, and the CPU continues execution from where it went into standby mode. All GPIOs are latched in standby mode.

In **Shutdown** mode, the device is entirely turned off (including the AON domain), and the I/Os are latched with the value they had before entering shutdown mode. A change of state on any I/O pin defined as a wake from shutdown pin wakes up the device and functions as a reset trigger. The CPU can differentiate between reset in

this way and reset-by-reset pin or power-on reset, or thermal shutdown reset, by reading the reset status register. The only states retained in this mode are the latched I/O state, the 3V register bank, and the flash memory contents.

#### 注

The power, RF, and clock management for the CC27xx devices require specific configuration and handling by software for optimized performance. This configuration and handling are implemented in the TI-provided drivers that are part of the SimpleLink Low Power F3 software development kit (SDK). Therefore, TI highly recommends using this software framework for all application development on the device. The complete SDK with FreeRTOS, device drivers, and examples are offered free of charge in source code.

## 8.15 Clock Systems

The CC27xx devices have the following internal system clocks.

- The 96MHz HFCLK is used as the main system (MCU and peripherals) clock. This is driven by the internal 96MHz RC Oscillator (HFOSC), which can track its accuracy against an external 48MHz crystal (HFXT). The HFOSC tracking loop is enabled by default by the system ROM bootcode. Radio and ADC operate with the external 48MHz crystal oscillator.
- The 32.768kHz LFCLK is used as the internal low-frequency system clock. It is used for the RTC, the watchdog timer (if enabled in standby power mode), and to synchronize the radio timer after exiting Standby power mode. LFCLK can be driven by the internal 30-34kHz RC Oscillator (LFOSC), a 32.768kHz watch-type crystal, or clock input in LFXT bypass mode. When using a crystal or the internal RC oscillator, the device can output the 32kHz LFCLK signal to other devices, thereby reducing the overall system cost.
- The 80/90.3168/98.304 MHz AFOSC (Auxiliary Frequency Oscillator) is used as the high-frequency clock for generating needed frequencies to support for CAN-FD and audio I<sup>2</sup>S operations. The AFOSC tracks the HFOSC which in turn, tracks its accuracy against the external 48MHz crystal (HFXT). AFOSC can generate 80, 90.3168, and 98.304MHz clock frequencies with a 10ppb tracking accuracy from HFOSC.

## 8.16 Network Processor

Depending on the product configuration, the CC27xx device can function as a wireless network processor (WNP—a device running the wireless protocol stack with the application running on a separate host MCU), or as a system-on-chip (SoC—with the application and protocol stack running on the system CPU inside the device).

In the first case, the external host MCU communicates with the device using SPI or UART. In the second case, the application must be written according to the application framework supplied with the wireless protocol stack.

## 8.17 Integrated BALUN, High Power PA (Power Amplifier)

For applications that need an increased RF link budget, the CC27xx high-power PA device variants (“P” devices) can support RF transmit output power operation up to +20 dBm EIRP (Effective Isotropic Radiated Power). To optimize the system BOM components for applications using the integrated high-power PA, the “P” devices support an integrated RF switch with a single RF pin capable of transmitting and receiving signals on the same pin.

The CC27xx “R” devices support the regular PA (CC27xxRx) with radio transmit output power up to +10 dBm EIRP. Both the CC27xx “R” and the “P” variants support an integrated BALUN with a single-ended 50-ohm RF pin, thereby reducing the number of external components needed for the antenna interface.

## 9 Application, Implementation, and Layout

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Reference Designs

The following reference designs should be followed closely when implementing designs using the device.

Special attention must be paid to RF component placement, decoupling capacitors and DC/DC regulator components, as well as ground connections for all of these.

#### [LP-EM-CC2745R10-Q1 Design Files](#)

The CC2745R10-Q1 LaunchPad Design Files contain detailed schematics and layouts to build application specific boards using the device.

#### [Sub1GHz and 2.4GHz Antenna Kit for LaunchPad™ Development Kit and SensorTag](#)

The antenna kit allows real-life testing to identify the optimal antenna for your application. The antenna kit includes 16 antennas for frequencies from 169MHz to 2.4GHz, including:

- PCB antennas
- Helical antennas
- Chip antennas
- Dual-band antennas for 868MHz and 915MHz combined with 2.4GHz

The antenna kit includes a JSC cable to connect to the Wireless MCU LaunchPad Development Kits and SensorTags.

## 9.2 Junction Temperature Calculation

This section shows the different techniques for calculating the junction temperature under various operating conditions. For more details, see [Semiconductor and IC Package Thermal Metrics](#).

There are two recommended ways to derive the junction temperature from other measured temperatures:

1. From the package temperature:

$$T_J = \psi_{JT} \times P + T_{\text{case}} \quad (1)$$

2. From the board temperature:

$$T_J = \psi_{JB} \times P + T_{\text{board}} \quad (2)$$

P is the power dissipated from the device and can be calculated by multiplying current consumption with supply voltage. Thermal resistance coefficients are found in *Thermal Resistance Characteristics*.

### Example:

In this example, we assume a simple use case where the radio is transmitting continuously at 0dBm output power. Let us assume we want to maintain a junction temperature of 105°C and the supply voltage is 3.3V. Using Equation 1, the temperature difference between the top of the case and junction temperature is calculated. To calculate P, look up the current consumption for TX 0dBm at 105°C from the plot [Figure 7-10](#). At 105°C the current consumption is approximately 9.5mA. This means that P is 9.5mA × 3.3V = 31.35mW.

The maximum case temperature is then calculated as:

$$T_{\text{case}} < T_J - 0.2^\circ\text{C}/\text{W} \times 31.35 \text{ mW} = 104.99^\circ\text{C} \quad (3)$$

For various application use cases, current consumption for other modules may have to be added to calculate the appropriate power dissipation. For example, the MCU may be running simultaneously as the radio, peripheral modules may be enabled, and so on. Typically, the easiest way to find the peak current consumption, and thus the peak power dissipation in the device, is to measure as described in the [Measuring CC13xx and CC26xx Current Consumption](#) application report.

## 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed as follows.

### 10.1 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to all part numbers and/or date-code. Each device has one of three prefixes/identifications: X, P, or null (no prefix) (for example, X is in preview; therefore, an X prefix/identification is assigned).

Device development evolutionary flow:


- X** Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.
- P** Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.
- null** Production version of the silicon die that is fully qualified.

Production devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, *RHA*).

For orderable part numbers of devices in the RHA (6mm × 6mm) package type, see the *Package Option Addendum* of this document, the Device Information in [セクション 3](#), the TI website ([www.ti.com](http://www.ti.com)), or contact your TI sales representative.



**10-1. Device Nomenclature**

### 10.2 Tools and Software

The CC274xR/P-Q1 devices are supported by a variety of software and hardware development tools.

#### Development Kit

[CC2745R10-Q1  
LaunchPad™  
Development Kit](#)

The CC2745R10-Q1 LaunchPad™ Development Kit enables development of high-performance wireless applications that benefit from low-power operation. The kit features the CC2745R10-Q1 SimpleLink Wireless MCU, which allows you to quickly evaluate and prototype 2.4GHz Bluetooth Low Energy wireless applications for up to

+10dBm transmit output power. The kit works with the LaunchPad ecosystem, easily enabling additional functionality like sensors, display and more.

## Software

### SimpleLink™ low power software development kit (SDK)

The SimpleLink low power software development kit (SDK) provides a complete package for the development of wireless applications on the CC27xx family of devices. The SDK includes a comprehensive software package for the CC274xR/P-Q1 device, including the following protocol stacks:

- Bluetooth Low Energy

The SimpleLink low power SDK is part of TI's SimpleLink MCU platform, offering a single development environment that delivers flexible hardware, software and tool options for customers developing wired and wireless applications. For more information about the SimpleLink MCU Platform, visit <https://www.ti.com/simplelink>.

## Development Tools

### Code Composer Studio™ Integrated Development Environment (IDE)

Code Composer Studio is an integrated development environment (IDE) that supports TI's Microcontroller and Embedded Processors portfolio. Code Composer Studio comprises a suite of tools used to develop and debug embedded applications. It includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features. The intuitive IDE provides a single user interface taking you through each step of the application development flow. Familiar tools and interfaces allow users to get started faster than ever before. Code Composer Studio combines the advantages of the Eclipse® software framework with advanced embedded debug capabilities from TI resulting in a compelling feature-rich development environment for embedded developers.

CCS has support for all SimpleLink Wireless MCUs and includes support for EnergyTrace™ software (application energy usage profiling). A real-time object viewer plugin is available for Free-RTOS.

Code Composer Studio is provided free of charge when used in conjunction with the XDS debuggers included on a LaunchPad Development Kit.

### IAR Embedded Workbench® for Arm®

IAR Embedded Workbench® is a set of development tools for building and debugging embedded system applications using assembler, C and C++. It provides a completely integrated development environment that includes a project manager, editor, and build tools. IAR has support for all SimpleLink Wireless MCUs. It offers broad debugger support, including XDS110, IAR I-jet™ and Segger J-Link™. IAR is also supported out-of-the-box on most software examples provided as part of the SimpleLink SDK.

A 30-day evaluation or a 32KB size-limited version is available through [iar.com](http://iar.com).

### SmartRF™ Studio

SmartRF™ Studio is a Windows® application that can be used to evaluate and configure SimpleLink Wireless MCUs from Texas Instruments. The application will help designers of RF systems to easily evaluate the radio at an early stage in the design process. It is especially useful for generation of configuration register values and for practical testing and debugging of the RF system. SmartRF Studio can be used either as a standalone application, through a command line interface to enable more automation or together with applicable evaluation boards or debug probes for the RF device. Features of the SmartRF Studio include:

- Link tests send and receive packets between nodes
- Antenna and radiation tests set the radio in continuous wave TX and RX states

- Export radio configuration code for use with the TI SimpleLink SDK RF driver
- Custom GPIO configuration for signaling and control of external switches

### CCS UniFlash

CCS UniFlash is a standalone tool used to program on-chip flash memory on TI MCUs. UniFlash has a GUI, command line, and scripting interface. CCS UniFlash is available free of charge.

## 10.2.1 SimpleLink™ Microcontroller Platform

The SimpleLink microcontroller platform sets a new standard for developers with the broadest portfolio of wired and wireless Arm® MCUs (System-on-Chip) in a single software development environment. Delivering flexible hardware, software and tool options for your IoT applications. Invest once in the SimpleLink software development kit and use throughout your entire portfolio. Learn more on [Simplelink](#).

## 10.2.2 Software License and Notice

The system ROM firmware includes open-source MCUBoot software licensed under APACHE-2.0. See the following links for more information:

- [MCUBoot Apache 2.0 license terms](#)
- [MCUBoot notice information](#)

## 10.3 Documentation Support

To receive notification of documentation updates on data sheets, errata, application notes and similar, navigate to the device product folder ([C274xR10-Q1](#)). In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

The current documentation that describes the MCU, related peripherals, and other technical collateral is listed as follows.

### TI Resource Explorer

[TI Resource Explorer](#) Software examples, libraries, executables, and documentation are available for your device and development board.

### Errata

#### [CC274xR/Px-Q1 Silicon Errata](#)

The silicon errata describes the known exceptions to the functional specifications for each silicon revision of the device and description on how to recognize a device revision.

### Application Reports

All application reports for the CC274xR-Q1 device are found on the device product folder ([CC274xR10-Q1](#)).

### Technical Reference Manual (TRM)

#### [CC27xx SimpleLink™ Wireless MCU TRM](#)

The TRM provides a detailed description of all modules and peripherals available in the device family.

## 10.4 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。



リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

## 10.5 Trademarks

SmartRF™, SimpleLink™, LaunchPad™, Code Composer Studio™, EnergyTrace™, テキサス・インスツルメンツ E2E™ are trademarks of Texas Instruments.

I-jet™ is a trademark of IAR Systems AB.

J-Link™ is a trademark of SEGGER Microcontroller Systeme GmbH.

TrustZone®, Arm®, and Cortex® are registered trademarks of Arm Limited.

Bluetooth® is a registered trademark of Bluetooth SIG, Inc.

CoreMark® is a registered trademark of Embedded Microprocessor Benchmark Consortium Corporation.

Wi-Fi® is a registered trademark of Wi-Fi Alliance.

Eclipse® is a registered trademark of Eclipse Foundation.

IAR Embedded Workbench® is a registered trademark of IAR Systems AB.

Windows® is a registered trademark of Microsoft Corporation.

すべての商標は、それぞれの所有者に帰属します。

## 10.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

## 10.7 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

### Changes from October 1, 2024 to December 30, 2024 (from Revision \* (October 2024) to Revision A (December 2024))

Page

- |  | Page |
|--|------|
| • ドキュメントのステータスを「事前情報」から「量産データ」に変更..... | 1    |



## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CC2745R10E0WRHARQ1	ACTIVE	VQFN	RHA	40	4000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CC2745Q1 R10	Samples
XCC2745P1E0WRHARQ1	ACTIVE	VQFN	RHA	40	4000	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CC2745R10E0WRHARQ1	VQFN	RHA	40	4000	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CC2745R10E0WRHARQ1	VQFN	RHA	40	4000	367.0	367.0	35.0

## GENERIC PACKAGE VIEW


**RHA 40**

**VQFN - 1 mm max height**


6 x 6, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.




# RHA0040T



## PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT

RHA0040T

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# EXAMPLE STENCIL DESIGN

RHA0040T

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 MM THICK STENCIL  
SCALE: 15X

EXPOSED PAD 41  
69% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4230430/A 01/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、ます。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated