

[BQ25731](https://www.ti.com/product/ja-jp/bq25731?qgpn=bq25731)

[JAJSL33A](https://www.ti.com/ja-jp/lit/pdf/JAJSL33) – JUNE 2020 – REVISED JANUARY 2021

BQ25731 I2C 1~**5** セル、昇降圧バッテリ充電コントローラ、**USB-C PD 3.0 OTG** 出力搭載

1 特長

TEXAS

INSTRUMENTS

- コスト削減と高効率を実現するバッテリ MOSFET はあ りません
- 400kHz/800kHz のプログラム可能なスイッチング周波 数により、高効率と高い電力密度を実現
- USB-C パワー・デリバリ (PD) インターフェイス・プラッ トフォーム向け昇降圧 チャージャ
	- 1~5 セル・バッテリを充電するための 3.5V~26V 入力範囲
	- 5mΩ/10mΩ のセンシング抵抗に基づく分解能 128mA/64mA の最大 16.2A/8.1A の充電電流
	- 5mΩ/10mΩ のセンシング抵抗に基づく分解能 100mA/50mA の最大 10A/6.35A の入力電流制 限
	- USB 2.0、USB 3.0、USB 3.1、USB パワー・デリ バリ (PD) をサポート
	- 入力電流オプティマイザ (ICO) により、アダプタの 過負荷を引き起こさずに最大入力電力を抽出
	- 降圧、昇降圧、および昇圧動作間のシームレスな 遷移
	- ソース過負荷に対する入力電流および電圧のレギ ュレーション (IINDPM および VINDPM)
- EMI ノイズ低減を実現するためのテキサス・インスツル メンツによる特許申請中のスイッチング周波数ディザリ ング・パターン
- システムの電力効率向上とバッテリの高速充電を実現 し、99% の効率を達成するためのテキサス・インスツル メンツによる特許申請中のパス・スルー・モード (PTM)。
- 専用ピンによる入力およびバッテリ電流モニタ
- 内蔵 8 ビット ADC により電圧、電流、電力を監視
- 専用ピンを使用した独立コンパレータ・ロジックをサポ ート
- バッテリから USB ポートへ電源供給 (USB OTG)
	- 分解能 8mV の 3V~24V OTG
	- 5mΩ/10mΩ のセンシング抵抗に基づく分解能 100mA/50mA の最大 12.7A/6.35A の出力電流 制限
- I²C ホスト制御インターフェイスにより、柔軟なシステム 構成が可能
- 高精度のレギュレーションと監視
	- ±0.5% の充電電圧レギュレーション
	- ±3% の充電電流レギュレーション
	- ±2.5% の入力電流レギュレーション
	- ±2% の入力 / 充電電流監視
- 安全
	- サーマル・シャットダウン
- 入力、システム、バッテリの過電圧保護
- 入力、MOSFET、インダクタの過電流保護
- パッケージ:32 ピン、4.0mm × 4.0mm WQFN

2 アプリケーション

- [コードレス電動工具](https://www.ti.com/solution/cordless-power-tool)
- [バッテリ・パック:コードレス電動工具](https://www.ti.com/solution/battery-pack-cordless-power-tool)
- [家電製品:バッテリ・チャージャ](https://www.ti.com/solution/appliances-battery-charger)[、パワー・バンク](https://www.ti.com/solution/power-bank)

3 概要

BQ25731 は、同期整流 昇降圧バッテリ充電コントローラ であり、USB アダプタ、高電圧 USB-C パワー・デリバリ (PD) ソース、従来型のアダプタなど、多様な入力ソースか ら 1~5 セル・バッテリを充電します。スペースに制約のあ る 1~5 セルのバッテリ充電アプリケーション向けに、部品 点数が少なく高効率のソリューションを実現します。

電源投入時に、充電器は入力電源およびバッテリの状況 に基づいてコンバータを降圧、昇圧、昇降圧型のいずれ かの構成に設定します。充電器はホストの制御なしに、降 圧、昇圧、昇降圧型の動作モードをシームレスに遷移しま す。

集山口 結束大き

(1) 利用可能なパッケージについては、このデータシートの末尾にあ る注文情報を参照してください。

英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、 ◆◆ www.ti.com で閲覧でき、その内容が常に優先されます。TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず 最新版の英語版をご参照くださいますようお願いいたします。

Table of Contents

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

5 Description (continued)

During power up, the charger sets the converter to a buck, boost, or buck-boost configuration based on the input source and battery conditions. The charger seamlessly transitions between the buck, boost, and buck-boost operation modes without host control.

In the absence of an input source, the BQ25731 supports the USB On-the-Go (OTG) function from a 1- to 5-cell battery to generate an adjustable 3-V to 24-V output on VBUS with 8-mV resolution. The OTG output voltage transition slew rate can be configured to comply with the USB-PD 3.0 PPS specification.

The latest version of the USB-C PD specification includes Fast Role Swap (FRS) to ensure power role swapping occurs in a timely fashion so that the device(s) connected to the dock can avoid experiencing momentary power loss or glitching. This device integrates FRS in compliance with the PD specification.

TI patented switching frequency dithering pattern can significantly reduce EMI noise over the whole conductive EMI frequency range (150 kHz to 30 MHz). Multiple dithering scale options are available to provide flexibility for different applications to simplify EMI noise filter design.

The charger can be operated in the TI patented Pass Through Mode (PTM) to improve efficiency over the full load range. In PTM, input power is directly passed through the charger to the system. Switching losses of the MOSFETs and inductor core loss can be saved for high efficiency operation.

The BQ25731 is available in a 32-pin 4 mm × 4 mm WQFN package.

6 Device Comparison Table

7 Pin Configuration and Functions

図 **7-1. RSN Package 32-Pin WQFN Top View**

表 **7-1. Pin Functions**

表 **7-1. Pin Functions (continued)**

表 **7-1. Pin Functions (continued)**

8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

(1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

8.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

8.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *[Semiconductor and IC Package Thermal Metrics](http://www.ti.com/lit/SPRA953)* application report.

8.5 Electrical Characteristics(BQ25731)

 \rm{V}_{VBUS_UVLOS} < \rm{V}_{VBUS} < \rm{V}_{VBUSOV_FALL} , $\rm{T_J}$ = -40°C to +125°C, and $\rm{T_J}$ = 25°C for typical values (unless otherwise noted)

 \rm{V}_{VBUS_UVLOZ} < \rm{V}_{VBUS} < \rm{V}_{VBUSOV_FALL} , $\rm{T_J}$ = -40°C to +125°C, and $\rm{T_J}$ = 25°C for typical values (unless otherwise noted)

 \rm{V}_{VBUS_UVLOZ} < \rm{V}_{VBUS} < \rm{V}_{VBUSOV_FALL} , $\rm{T_J}$ = -40°C to +125°C, and $\rm{T_J}$ = 25°C for typical values (unless otherwise noted)

V_{VBUS_UVLOZ} < V_{VBUS} < V_{VBUSOV_FALL} , T_J $=$ -40°C to +125°C, and T_J = 25°C for typical values (unless otherwise noted)

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=JAJSL33A&partnum=BQ25731)* 15

8.6 Timing Requirements

(1) Devices participating in a transfer timeout when any clock low exceeds the 25-ms minimum timeout period. Devices that have detected a timeout condition must reset the communication no later than the 35-ms maximum timeout period. Both a host and a target must adhere to the maximum value specified because it incorporates the cumulative stretch limit for both a host (10 ms) and a target (25 ms).

8.7 Typical Characteristics

8.7 Typical Characteristics (continued)

8.7 Typical Characteristics (continued)

9 Detailed Description

9.1 Overview

The BQ25731 is a buck-boost charger controller for cordless power tools, power banks, and other appliances with rechargeable batteries. It provides seamless transition between different converter operation modes (buck, boost, or buck-boost), fast transient response, and high light load efficiency.

The BQ25731 supports a wide range of power sources, including USB-C PD ports, legacy USB ports, traditional AC-DC adapters, and so forth. It takes input voltage from 3.5 V to 26 V and charges a battery of 1 to 5 cells in series. In the absence of an input source, the BQ25731 supports the USB On-the-Go (OTG) function from a 1- to 5-cell battery to generate an adjustable 3 V to 24 V at the USB port with 8-mV resolution.

The BQ25731 features Dynamic Power Management (DPM) to limit input power and avoid AC adapter overloading. During battery charging, as system power increases, charging current is reduced to maintain total input current below adapter rating.

The latest version of the USB-C PD specification includes Fast Role Swap (FRS) to ensure power role swapping occurs in a timely fashion so that the device(s) connected to the dock never experience momentary power loss or glitching. The device integrates FRS with compliance to the USB-C PD specification.

The TI patented switching frequency dithering pattern can significantly reduce EMI noise over the entire conductive EMI frequency range (150 kHz to 30 MHz). Multiple dithering scale options are available to provide flexibility for different applications to simplify EMI noise filter design.

The I²C host controls input current, charge current, and charge voltage registers with high resolution, high accuracy regulation limits.

9.2 Functional Block Diagram

9.3 Feature Description

9.3.1 Power-Up Sequence

The device powers up from the higher voltage of VBUS or VBAT through integrated power selector. The charger starts POR (power on reset) when VBUS exceeds V_{VBUS UVLOZ} or VBAT exceeds V_{VBAT UVLOZ}. 5 ms after either VBUS or VBAT becomes valid, the charger resets all the registers to the default state. Another 5 ms later, the user registers become accessible to the host.

Power up sequence when the charger is powered up from VBUS:

- After VBUS above V_{VBUS} UVLOZ, enable 6-V LDO REGN pin and VDDA pin voltage increase accordingly. CHRG OK pin goes HIGH and the AC STAT is configured to 1.
- After passing VBUS qualification, the REGN voltage is setup. VINDPM is detected in VBUS steady state voltage and IIN_DPM is detected at ILIM_HIZ pin steady state voltage.
- Battery CELL configuration is read at CELL_BATPRESZ pin voltage and compared to VDDA to determine cell configuration. Corresponding the default value of ChargeVoltage register (REG0x05/04()), ChargeCurrent register (Reg0x03/02), VSYS_MIN and SYSOVP threshold are loaded.
- Converter powers up.

Power up sequence when the charger is powered up from VBAT:

- If only battery is present and the voltage is above $V_{VBAT-UVLOZ}$, charger wakes up .
- By default, the charger is in low power mode (EN_LWPWR = 1b) with lowest quiescent current. The REGN LDO stays off. The Quiescent current is minimized. PROCHOT is available through the independent comparator by setting EN_PROCHOT_LPWR=1b.
- The adapter present comparator is activated, to monitor the VBUS voltage.
- SDA and SDL lines stand by waiting for host commands.
- Device can move to performance mode by configuring EN_LWPWR = 0b. The host can enable IBAT buffer through setting EN_IBAT=1b to monitor discharge current. The PSYS, PROCHOT or the independent comparator also can be enabled by the host.
- In performance mode, the REGN LDO is always available to provide an accurate reference and gate drive voltage for the converter.

9.3.2 Two-Level Battery Discharge Current Limit

To prevent the triggering of battery overcurrent protection and avoid battery wear-out, two battery current limit levels (IDCHG_TH1 and IDCHG_TH2) PROCHOT profiles are recommended to be enabled. Define IDCHG_TH1 through REG0x39h[7:2], IDCHG_TH2 is set through REG0x3Ch[5:3] for fixed percentage of IDCHG_TH1. There are dedicated de-glitch time setting registers(IDCHG_DEG1 and IDCHG_DEG2) for both IDCHG_TH1 and IDCHG_TH2.

When battery discharge current is continuously higher than IDCHG_TH1 for more than IDCHG_DEG1 deglitch time, PROCHOT is asserted immediately. If the discharge current reduces to lower than IDCHG_TH1, then the time counter resets automatically. STAT IDCHG1 bit will be set to 1 after PROCHOT is triggered.

Set PP_IDCHG1=1b to enable IDCHG_TH1 for triggering PROCHOT.

When battery discharge current is continuously higher than IDCHG_TH2 for more than IDCHG_DEG2 deglitch time, PROCHOT is asserted immediately. If the discharge current reduces to lower than IDCHG_TH2, then the time counter resets automatically. STAT_IDCHG2 bit will be set to 1 after PROCHOT is triggered.

Set PP_IDCHG2=1b to enable IDCHG_TH2 for triggering PROCHOT.

図 **9-1. Two-Level Battery Discharging Current Trigger PROCHOT Diagram**

9.3.3 Fast Role Swap Feature

Fast Role Swap (FRS) means charger quickly swaps from power sink role to power source role to provide an OTG output voltage to accessories when the original power source is disconnected. This feature is defined to transfer the charger from forward mode to OTG mode quickly without dropping VBUS voltage per USB-C PD specification requirement.Please contact factory for more detail information about FRS mode.

9.3.4 CHRG_OK Indicator

CHRG_OK is an active HIGH open drain indicator. It indicates the charger is in normal operation when the following conditions are valid:

- VBUS is above V_{VBUS} CONVEN
- VBUS is below V_{ACOV} _{FALL}
- No faults triggered such as: SYSOVP/SYSUVP/ACOC/TSHUT/BATOVP/BATOC/force converter off.

9.3.5 Input and Charge Current Sensing

The charger supports 10 m Ω and 5 m Ω for both input current sensing and charge current sensing. By default, 5 mΩ is enabled by POR setting RSNS_RAC=1b and RSNS_RSR=1b, if 10-mΩ sensing is used please configure RSNS_RAC=0b and RSNS_RSR=0b. Lower current sensing resistor can help improve overall charge efficiency especially under heavy load. At same time PSYS,IADPT,IBAT pin accuracy and IINDPM/ICHG/IOTG regulation accuracy get worse due to effective signal reduction in comparison to error signal components.

When RSNS_RAC=RSNS_RSR=0b and 10 m Ω is used for both input and charge current sensing, the battery low voltage current clamp is 384 mA (2 A for 1S if 3.6 V>VBAT>3 V), the maximum IIN HOST setting is clamped at 6.35 A, and the maximum charge current is clamped at 8.128 A.

When RSNS RAC=RSNS RSR=1b and 5 m Ω is used for both input and charge current sensing, the charger will internally compensate battery low voltage current clamp to be 384 mA (2 A for 1S if 3.6 V>VBAT>3 V) under 5-mΩ current sensing which keeps consistent between 10 mΩ and 5 mΩ. Under 5-mΩ current sensing application charge current range is doubled to 16.256 A. Based on EN_FAST_5MOHM register bit status and IADPT pin resistor the maximum input current can be configured referring to $\frac{1}{100}$ [9-1](#page-25-0):

For defined current sense resistors (10 mΩ/5 mΩ), PSYS function is still valid when unsymmetrical input current sense and charge current sense resistors are used. But RSNS RAC and RSNS RSR bit status have to be consistent with practical resistors used in the system.

表 **9-1. Maximum Input Current Limit Configuration Table**

9.3.6 Input Voltage and Current Limit Setup

The actual input current limit being adopted by the device is the lower setting of IIN DPM and ILIM HIZ pin. Register IIN_DPM input current limit setting will reset for below scenarios:

- When adapter is removed (CHRG OK is not valid). Note when adapter is removed IIN HOST will be reset one time to 3.25 A, under battery only host is still able to overwrite IIN_HOST register with a new value. If the adapter plug back in and CHRG OK is pulled up, IIN HOST will not be reset again.
- When input current optimization (ICO) is executed (EN_ICO_MODE=1b), the charger will automatically detect the optimized input current limit based on adapter output characteristic. The final IIN_DPM register setting could be different from IIN_HOST after ICO.

The voltage regulation loop of the charger regulates the input voltage to prevent the input adapter collapsing. The VINDPM threshold should be configured based on no load input voltage level.Charger initiates a VBUS voltage measurement without any load (VBUS at no load) right before the converter is enabled. The default VINDPM threshold is VBUS at no load – 1.28 V. Host can adjust VINDPM threshold after device POR through InputVoltage register(0x0B/0Ah[]), range from 3.2V to 19.52V with LSB 64mV.

After input current and voltage limits are set, the charger device is ready to power up. The host can always program the input current and voltage limit after the charger being powered up based on the input source type.

9.3.7 Battery Cell Configuration

CELL_BATPRESZ pin is biased with a resistor divider from VDDA to GND. After REGN LDO is activated (VDDA rise up), the device detects the battery configuration through CELL_BATPRESZ pin bias voltage. No external cap is allowed at CELL_BATPRESZ pin. When CELL_BATPRESZ pin is pulled down to GND (because of battery removal) at the beginning of startup process, VSYS_MIN = 3.6 V and SYS_OVP = 25 V and Maximum charge voltage (REG0x15) follow 1 cell default setting 4.2 V. VSYS and VBAT ADC offset is also determined by CELL_BATPRESZ pin setting, under 1S-4S VSYS/VBAT ADC holds 2.88-V offset, however under 5S detection VSYS/VBAT ADC only holds 8.16-V offset to cover higher voltage range. Refer to $\frac{1}{20}$ 9-2 for CELL_BATPRESZ pin configuration typical voltage for swept cell count.

9.3.8 Device HIZ State

When input source is present, the charger can enter HIZ mode (converter shuts off) when ILIM HIZ pin voltage is below 0.4 V or EN HIZ is set to 1b. The charger is in the low quiescent current mode with REGN LDO enabled, ADC circuits are disactivated to reduce quiescent current. In order to exit HIZ mode, ILIM HIZ pin voltage has to be higher than 0.8 V and EN_HIZ bit has to be set to 0b.

9.3.9 USB On-The-Go (OTG)

The device supports USB OTG operation to deliver power from the battery to other portable devices through USB port. The OTG mode output voltage is set in OTGVoltage register REG0x07/06() with 8-mV LSB range from 3.0 V to 24 V. The OTG mode output current is set in OTGCurrent register REG0x09() with 100-mA LSB range from 0 A to 12.7 A under 5-mΩ input current sensing. Both OTG voltage and OTG current are qualified for USB-C™ programed power supply (PPS) specification in terms of resolution and accuracy. The OTG mode can be enabled following below steps:

- Set target OTG current limit in OTGCurrent register, VBUS is below V_{VBUS} cONVENZ.
- Set OTG VAP MODE = 1b and EN OTG = 1b.
- OTG/VAP/FRS pin is pulled high.
- 15 ms after the above conditions are valid, converter starts and VBUS ramps up to target voltage. CHRG_OK pin goes HIGH if OTG ON CHRGOK= 1b.

OTG/VAP/FRS pin is used as multi-function to enable OTG and FRS mode.

9.3.10 Converter Operation

The charger operates in buck, buck-boost and boost mode under different VBUS and VBAT combination. The buck-boost can operate seamlessly across the three operation modes. The 4 main switches operating status under continuous conduction mode (CCM) are listed below for reference.

表 **9-3. MOSFET Operation**

9.3.11 Inductance Detection Through IADPT Pin

The charger reads both converter operation frequency and the inductance value through the resistance tied to IADPT pin before the converter starts up. The resistances recommended for 2.2-μH (800 kHz), 3.3-μH (800 kHz) and 4.7-µH (400 kHz) inductance refers to $\frac{1}{3}$ 9-4. A surface mount chip resistor with $\pm 3\%$ or better tolerance must to be used for an accurate inductance detection.

表 **9-4. Inductor Detection through IADPT Resistance**

9.3.12 Converter Compensation

The charger employs two compensation pins COMP1 and COMP2 for converter compensation purpose, appropriate RC network is needed to guarantee converter steady state and transient operation. Under different operation frequency corresponding RC network value needs to be configured respectively as shown in below table. The definition of these RC components can be referred to \boxtimes [9-2.](#page-27-0) It is not recommended to change the compensation network value due to the complexity of various operation modes.

表 **9-5. Compensation Configuration**

図 **9-2. Compensation RC Network**

9.3.13 Continuous Conduction Mode (CCM)

With sufficient charge or system current, the inductor current does not cross 0 A, which is defined as CCM. The controller starts a new cycle with ramp coming up from 200 mV. As long as the error amplifier output voltage is above the ramp voltage, the high-side MOSFET (HSFET) stays on. When the ramp voltage exceeds error amplifier output voltage, HSFET turns off and low-side MOSFET (LSFET) turns on. At the end of the cycle, ramp gets reset and LSFET turns off, ready for the next cycle. There is always break-before-make logic during transition to prevent cross-conduction and shoot-through. During the dead time when both MOSFETs are off, the body-diode of the low-side power MOSFET conducts the inductor current.

During CCM, the inductor current always flows. Having the LSFET turn-on when the HSFET is off keeps the power dissipation low and allows safe charging at high currents.

9.3.14 Pulse Frequency Modulation (PFM)

In order to improve converter light-load efficiency, BQ25731 switches to PFM operation at light load. The effective switching frequency will decrease accordingly when system load decreases. The minimum frequency can be limited to 25 kHz when the OOA feature is enabled (EN_OOA=1b) to avoid audible noise.

9.3.15 Switching Frequency and Dithering Feature

Normally, the IC switches in fixed frequency which can be adjusted through PWM_FREQ register bit. The Charger also support frequency dithering function to improve EMI performance. This function is disabled by default with setting EN_DITHER=00b. It can be enabled by setting EN_DITHER=01/10/11b, the switching frequency is not fixed when dithering is enabled. It varies within determined range by EN_DITHER setting, 01/10/11b is corresponding to ±2%/4%/6% switching frequency. Please contact factory for more detail information.

9.3.16 Current and Power Monitor

9.3.16.1 High-Accuracy Current Sense Amplifier (IADPT and IBAT)

A high-accuracy current sense amplifier (CSA) is used to monitor the input current during forward charging, or output current during OTG (IADPT) and the charge/discharge current (IBAT). IADPT voltage is 20× or 40× the differential voltage across ACP and ACN. IBAT voltage is 8×/16× of the differential across SRP and SRN. After input voltage or battery voltage is above UVLO, IADPT output becomes valid. To lower the voltage on current

monitoring, a resistor divider from CSA output to GND can be used and accuracy over temperature can still be achieved.

- V_{IADPT} = 20 or 40 × (V_{ACP} V_{ACN}) during forward mode, or 20 or 40 × (V_{ACN} V_{ACP}) during reverse OTG mode.
- V_{IBAT} = 8 or 16 × (V_{SRP} V_{SRN}) during forward charging mode.
- V_{IBAT} = 8 or 16 × (V_{SRN} V_{SRP}) during forward supplement mode, reverse OTG mode and battery only discharge scenario.

A maximum 100-pF capacitor is recommended to connect on the output for decoupling high-frequency noise. An additional RC filter is optional. Note that RC filtering has additional response delay. The CSA output voltage is clamped at 3.3 V.

9.3.16.2 High-Accuracy Power Sense Amplifier (PSYS)

The charger monitors total system power. During forward mode, the input adapter powers the system. During reverse OTG mode and battery only discharge scenario, the battery powers the system and VBUS output. The ratio of PSYS pin output current and total system power, K_{PSYS}, can be programmed in PSYS_RATIO register bit with default 1 μA/W. The input and charge sense resistors (R_{AC} and R_{SR}) are selected in RSNS_RAC bit and RSNS RSR bit. By default, PSYS CONFIG=00b and PSYS voltage can be calculated with $\ddot{\mathcal{K}}$ 1, where I_{IN}>0 when the charger is in forward charging and I_N <0 when charger is in OTG operation; where I_{BAT} >0 when the battery is in charging and $I_{BAT}< 0$ when battery is discharging.

$$
V_{PSYS} = R_{PSYS} \cdot K_{PSYS} (V_{ACP} \cdot I_{IN} + V_{SYS} \cdot I_{BAT})
$$
\n
$$
\tag{1}
$$

 R_{AC} and R_{SR} values are not limited to symmetrical both 5 mΩ or both 10 mΩ. For defined current sense resistors (10 m Ω /5 m Ω), PSYS function is still valid when R_{AC}=5 m Ω (RSNS_RAC=1b) and R_{SR}=10 m Ω (RSNS_RAC=0b), vice versa. As long as RSNS_RAC and RSNS_RSR bit status are consistent with practical resistors used in the system.

Charger can block IBAT contribution to above equation by setting PSYS_CONFIG =01b in forward mode and block IBUS contribution to above equation by setting PSYS_OTG_IDCHG=1b in OTG mode.

To minimize the quiescent current, the PSYS function is disabled by default PSYS_CONFIG = 11b.

表 **9-6. PSYS Configuration Table**

9.3.17 Input Source Dynamic Power Management

The charger supports Dynamic Power Management (DPM). Normally, the input power source provides power for the system load and/or charging the battery. When the input current exceeds the input current setting (IIN_DPM), or the input voltage falls below the input voltage setting (VINDPM), the charger decreases the charge current to provide priority to the system load. As the system current rises, the available charge current drops accordingly towards zero. If the system load keeps increasing after the charge current drops down to zero, the system voltage starts to drop. As the system voltage drops below the battery voltage, the battery will discharge to supplement the heavy system load.

9.3.18 Input Current Optimizer (ICO)

For a recognized input adapter, IINDPM can be configured precisely to prevent adapter collapasing. When a third party unknown adapter is used, then input voltage regulation (VINDPM) feature can be leveraged to

prevent input crash. With the increasing of input current, voltage drops along the input cable also increases and voltage measured it charger input port decreases accordingly. VINDPM feature can limit input power from adapter by regulating VBUS at certain value configured at InputVoltage register(0x0Bh/0Ah[]). However, the adapter may still overheat when it is kept running at its voltage limit for a long period of time. Therefore, it is preferred to operate the third party adapter slightly under its current rating. The Input Current Optimizer (ICO) feature can automatically maximize the power of unknown input adapter without continuously working under VINDPM. Note the ICO feature can only be employed when the adapter input current limit is at least 500 mA. Please contact factory for more detail information about ICO feature.

9.3.19 Two-Level Adapter Current Limit (Peak Power Mode)

Usually adapter can supply current higher than DC rating for a few milliseconds to tens of milliseconds. The charger employs two-level input current limit, or peak power mode, to fully utilize the overloading capability. The level 1 current limit, or I_{LIM1} , is the same as adapter DC current, set in IIN_DPM register. The level 2 overloading current, or I_{LIM2} , is set in ILIM2_VTH, as a percentage of I_{LIM1} .

When the charger detects input current surge and battery discharge due to load transient (both the adapter and battery support the system together), the charger will first apply I_{LIM2} for T_{OVLD} (PKPWR_TOVLD_DEG register bits), and then I_{LIM1} for up to $T_{MAX} - T_{OVLD}$ time. T_{MAX} is programmed in PKPWR_TMAX register bits. After T_{MAX} if the load is still high, another peak power cycle starts. Charging is disabled during T_{MAX} and T_{OVLD} already expires; once T_{MAX} expires, a new cycle starts and resumes charging automatically.

To prepare entering peak power follow below steps:

- Set EN_IIN_DPM=1b to enable input current dynamic power management.
- Set EN_EXTILIM=0b to disable external current limit.
- Set register IIN_HOST based on adapter output current rating as the level 1 current limit(I_{LIM1})
- Set register bits ILIM2 VTH according to the adapter overload capability as the level 2 current limit(I_{LIM2}).
- Set register bits PKPWR_TOVLD_DEG as I_{LIM2} effective duration time for each peak power mode operation cycle based on adapter capability.
- Set register bits PKPWR_TMAX as each peak power mode operation cycling time based on adapter capability.

Host need to set EN_PKPWR_IIN_DPM=1b to enable peak power mode triggered by input current overshoot. The overshoot threshold is IIN DPM register which is same as the level 1 current limit (I_{LIM1}) . Typical application waveform refer to $\overline{\boxtimes}$ [10-18.](#page-90-0)

図 **9-3. Two-Level Adapter Current Limit Timing Diagram**

9.3.20 Processor Hot Indication

The events monitored by the processor hot function includes:

- ICRIT: adapter peak current, as 110% of I_{LIM2}
- INOM: adapter average current (110% of IIN_DPM)
- IDCHG1: battery discharge current level 1
- IDCHG2: battery discharge current level 2, note IDCHG2 threshold is always larger than IDCHG1 threshold determined by IDCHG_TH2 register setting.
- VBUS_VAP: VBUS threshold to trigger PROCHOT in VAP mode 2 and 3.
- VSYS: system voltage on VSYS pin
- Adapter Removal: upon adapter removal (VBUS is lower than ACOK_TH=3.2 V same as $V_{VBUS-CONVENZ}$ threshold)
- Battery Removal: upon battery removal (CELL_BATPRESZ pin goes LOW)
- CMPOUT: Independent comparator output (CMPOUT pin HIGH to LOW)
- VINDPM: VBUS lower than 83%/91%/100% of VINDPM setting. The effective threshold PROCHOT_VINDPM is determined by combination of register PROCHOT_VINDPM_80_90 bit and LOWER_PROCHOT_VINDPM bit:
	- PROCHOT_VINDPM=VINDPM register setting: LOWER_PROCHOT_VINDPM=0b;
	- PROCHOT_VINDPM=83% VINDPM register setting: LOWER_PROCHOT_VINDPM=1b;PROCHOT_VINDPM_80_90=0b;
	- PROCHOT_VINDPM=91% VINDPM register setting:
	- LOWER_PROCHOT_VINDPM=1b;PROCHOT_VINDPM_80_90=1b;
- EXIT VAP: Every time when the charger exits VAP mode.

The threshold of ICRIT, IDCHG1,IDCHG2,VSYS or VINDPM, and the deglitch time of ICRIT, INOM, IDCHG1, IDCHG2, or CMPOUT are programmable through I²C register bits. Except the PROCHOT_EXIT_VAP is always enabled, the other triggering events can be individually enabled in ProchotOption1[7:0], PP_IDCHG2 and PP_VBUS_VAP. When any enabled event in PROCHOT profile is triggered, PROCHOT is asserted low for a single pulse with minimal width programmable in PROCHOT WIDTH register bits. At the end of the single pulse, if the PROCHOT event is still active, the pulse gets extended until the event is removed.

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=JAJSL33A&partnum=BQ25731)* 31

If the PROCHOT pulse extension mode is enabled by setting EN_PROCHOT_EXT= 1b, the PROCHOT pin will be kept low until host writes PROCHOT_CLEAR= 0b, even if the triggering event has been removed.

If the PROCHOT_VINDPM or PROCHOT_EXIT_VAP is triggered, PROCHOT pin will always stay low until the host clears it, no matter the PROCHOT is in one pulse mode or in extended mode. In order to clear PROCHOT_VINDPM, host needs to write 0 to STAT_VINDPM. In order to clear PROCHOT_EXIT_VAP, host needs to write 0 to STAT_EXIT_VAP.

図 **9-4. PROCHOT Profile**

9.3.20.1 PROCHOT During Low Power Mode

During low power mode (EN_LWPWR = 1), the charger offers a low power PROCHOT function with very low quiescent current consumption (~35 μA), which uses the independent comparator to monitor the system voltage, and assert PROCHOT to CPU if the system power is too high and resulting system voltage is lower than specific threshold.

Below lists the register setting to enable PROCHOT monitoring system voltage in low power mode.

- EN LWPWR = 1b to enable charger low power mode.
- $REG0x34[7:0] = 00h$
- REG0x30[6:4] = 000b
- Independent comparator threshold is always 1.2 V
- When EN_PROCHOT_LPWR = 1b, charger monitors system voltage. Connect CMPIN to voltage proportional to system voltage. PROCHOT triggers from HIGH to LOW when CMPIN voltage rises above 1.2 V.

図 **9-5. PROCHOT Low Power Mode Implementation**

9.3.20.2 PROCHOT Status

report which event in the profile triggers PROCHOT if the corresponding bit is set to 1. The status bit can be reset back to 0 after it is read by the host, when the current PROCHOT event is not active any more.

Assume there are two PROCHOT events, event A and event B. Event A triggers PROCHOT first, but event B is also active. Both status bits will be HIGH. At the end of the 10-ms PROCHOT pulse, if any of the PROCHOT event is still active (either A or B), the PROCHOT pulse is extended.

9.3.21 Device Protection

9.3.21.1 Watchdog Timer

The charger includes a watchdog timer to terminate charging if the charger does not receive a write ChargeVoltage() or write ChargeCurrent() command within 175s (default value and adjustable via WDTMR_ADJ). When watchdog timeout occurs, all register values are kept unchanged except ChargeCurrent() resets to 256 mA . Write ChargeVoltage() or write ChargeCurrent() commands must be resent to reset watchdog timer. Writing WDTMR_ADJ = 00b to disable watchdog timer or update new watchdog timer values can also reset watchdog timer.

9.3.21.2 Input Overvoltage Protection (ACOV)

The charger has fixed ACOV voltage threshold with hysteresis. When VBUS pin voltage is higher than V_{ACOV} RISE for more than 100 μs, it is considered as adapter overvoltage. CHRG OK pin will be pulled low by the charger, and the converter will be disabled. When VBUS pin voltage falls below $V_{ACOV-FALL}$ for more than 1

ms, it is considered as adapter voltage returns back to normal voltage. CHRG_OK pin is pulled high by external pull-up resistor. The converter resumes if enable conditions are valid.

9.3.21.3 Input Overcurrent Protection (ACOC)

If the input current exceeds the 1.33× or 2× of ILIM2_VTH set point ACOC_TH (adjustable through ACOC_VTH), after 250-μs rising edge de-glitch time converter stops switching because of input overcurrent protection (ACOC). ACOC is a non-latch fault, if input current falls below set point, after 250-ms falling edge de-glitch time converter starts switching again. ACOC is disabled by default and need to be enabled by configuring EN ACOC=1b. When ACOC is triggered, its corresponding status bit Fault ACOC will be set and it can be cleared by host read.

9.3.21.4 System Overvoltage Protection (SYSOVP)

When the converter starts up, the BQ25731 reads CELL_BATPRESZ pin configuration and sets ChargeVoltage() and SYSOVP threshold (1s – 6 V, 2s – 12 V, 3s/4s – 19.5 V and 5s – 25 V). Before ChargeVoltage() is written by the host, the battery configuration will change with CELL pin voltage. When SYSOVP happens, the device latches off the converter. Fault SYSOVP status bit is set to 1. The user can clear latch-off by either writing 0 to the Fault SYSOVP status bit or removing and plugging in the adapter again. After latch-off is cleared, the converter starts again.

9.3.21.5 Battery Overvoltage Protection (BATOVP)

Battery overvoltage may happen when user plugs in a wrong battery or a wrong regulation voltage is written into ChargeVoltage() register. The BATOVP rising threshold is 104% of regulation voltage set in ChargeVoltage() register, and falling threshold is 102% of regulation voltage set in ChargeVoltage() register. When BATOVP rising condition is triggered: if charge is enabled (charge current is not 0A) converter should shut down with both HS MOSFET and LS MOSFET turned off; if charge is disabled the converter should keep operating without disturbance until battery rise up system voltage to be high enough trigger SYSOVP. There is no user status bit to monitor. Note VBAT voltage used for BATOVP detection is based on SRN pin measurement. When BATOVP is triggered with charge enabled, 40-mA discharge current is added on VSYS pin will help discharge battery voltage.

9.3.21.6 Battery Discharge Overcurrent Protection (BATOC)

The charger monitors the battery discharge current to provide the battery overcurrent protection (BATOC) through voltage across SRN and SRP. BATOC can be enabled by configuring EN_BATOC=1b. BATOC threshold is selected either 133% of IDCHG_TH2 or 200% IDCHG_TH2 through BATOC_VTH bit. The threshold is also clamped between 100 mV and 360 mV SRN-SRP cross voltage.

When discharge current is higher than the threshold after 250-us deglitch time, BATOC fault is triggered, status bit Fault BATOC is set accordingly. Converter shuts down when BATOC is asserted to disable OTG operation and reduce discharge current.

BATOC is not a latch fault, therefore after BATOC fault is removed, with 250-ms relax time, converter resume switching automatically. But status bit Fault BATOC is only cleared by host read.

9.3.21.7 Battery Short Protection (BATSP)

For multicell operation, if BAT voltage falls below VSYS MIN during charging, the maximum charger current is limited to 384 mA. For single-cell operation, if BAT voltage falls below 3.0 V during charging, the maximum charge current is limited to 384 mA; if BAT voltage is between 3.0 V and 3.6V then maximum charge current is limited to 2 A. Note VBAT voltage used for battery short detection is based on SRN pin measurement.

9.3.21.8 System Undervoltage Lockout (VSYS_UVP)

During converter steady state operation VSYS pin is monitoring the system voltage, when VSYS is lower than 1.6 V, there is 2-ms deglitch time, the IIN DPM is set to 0.5 A by the charger itself. After 2-ms deglitch time, the charger should shut down and latched off. Fault VSYS_UVP bit will be set to 1 to report a system short fault. The charger only can be enabled again once the host writes Fault VSYS_UVP bit to 0b.

During converter startup after VBUS rise above V_{VBUS} _{CONVEN}: when VSYS is lower than 1.6 V, the IIN_DPM is set to 0.5 A by the charger itself. After VSYS rise up higher than 1.6-V threshold IIN DPM will be released to default charger IIN_DPM setting. If after converter startup for 3 min (BQ25731), VSYS is still lower than 1.6-V threshold, then the charger should shut down and latched off. Fault VSYS_UVP bit will be set to 1 to report a system short fault. The charger only can be enabled again once the host writes Fault VSYS UVP bit to 0b.

The charger VSYS UVP is enabled by POR and can be disabled by writing VSYS UVP ENZ=1b.

9.3.21.9 Thermal Shutdown (TSHUT)

The WQFN package has low thermal impedance, which provides good thermal conduction from the silicon to the ambient, to keep junction temperatures low. As added level of protection, the charger converter turns off for selfprotection whenever the junction temperature reaches the 155°C. The charger stays off until the junction temperature falls below 135°C. During thermal shut down, the REGN LDO current limit is reduced to 16 mA and stays on. When the temperature falls below 135°C, charge can be resumed with soft start.

When thermal shut down is triggered, TSHUT status bit will be triggered. This status bit keep triggered until host read to clear it. If TSHUT is still present during host read, then this bit will try to be cleared when host read but finally keep triggered because TSHUT still exists.

9.4 Device Functional Modes

9.4.1 Forward Mode

When input source is connected to VBUS, BQ25731 is in forward mode to charge 1- to 5-cell battery in constant current (CC), and constant voltage (CV) mode. Based on CELL_BATPREZ pin setting, the charger sets default battery voltage 4.2V/cell to ChargeVoltage(). According to battery capacity, the host programs appropriate charge current to ChargeCurrent() register. When battery is full or battery is not in good condition to charge, host terminates charge by setting CHRG_INHIBIT bit to 1b, or setting ChargeCurrent() to zero(WDTMR_ADJ=00 should be configured to disable watch dog timer, otherwise charge current will reset to 256 mA after watch dog timer expires).

9.4.2 USB On-The-Go

The BQ25731 supports USB OTG functionality to deliver power from the battery to other portable devices through USB port (reverse mode). The OTG output voltage is compliant with USB-C PD specification, including 5 V, 9 V, 15 V, and 20 V. The output current regulation is compliant with USB-C PD specification, including 500 mA, 1.5 A, 3 A and 5 A, and so forth.

Similar to forward operation, the device switches from PWM operation to PFM operation at light load to improve efficiency.

9.4.3 Pass Through Mode (PTM)-Patented Technology

The charger can be operated in the pass through mode (PTM) to improve efficiency. In PTM, the Buck and Boost high-side FETs (Q1 and Q4) are both turned on, while the Buck and Boost low-side FETs are both turned off. The input power is directly passed through the charger to the system. The switching losses of MOSFETs and the inductor core loss are saved. The charger quiescent current under PTM mode is also minimized to further increase light load efficiency. Charger will be transition from normal Buck-Boost operation to PTM operation by setting EN_PTM = 1b; and will transition out of PTM mode with host control by setting EN_PTM =0b. Please contact factory for more detail information about PTM mode.

9.5 Programming

The charger supports battery-charger commands that use either Write-Word or Read-Word protocols, as summarized in [セクション](#page-37-0) 9.5.1.7. The I²C address is 6Bh(0b1101011) consist of 7 bits. Adding read(1b) and write(0b) to the end of address 7bits, the total 8bits data format address should be D6h (1101011_0 for write)/ D7h(1101011 1 for read). The ManufacturerID and DeviceID registers are assigned to identify the charger device. The ManufacturerID register command always returns 40h.

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=JAJSL33A&partnum=BQ25731)* 35

9.5.1 I ²C Serial Interface

The BQ25731 uses I²C compatible interface for flexible charging parameter programming and instantaneous device status reporting. I²C is a bi-directional 2-wire serial interface. Only two bus lines are required: a serial data line (SDA) and a serial clock line (SCL). Devices can be considered as host or target when performing data transfers. A host is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a target device.

The device operates as a target device with address D6h, receiving control inputs from the host device like micro controller or a digital signal processor through REG00-REG3F. The I²C interface supports both standard mode (up to 100 kHz), and fast mode (up to 400 kHz). connecting to the positive supply voltage via a current source or pull-up resistor. When the bus is free, both lines are HIGH. The SDA and SCL pins are open drain.

9.5.1.1 Timing Diagrams

G = MSB of data clocked into target

図 **9-6. I ²C Write Timing**

F = ACKNOWLEDGE bit clocked into host

図 **9-7. I ²C Read Timing**

9.5.1.2 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. One clock pulse is generated for each data bit transferred.

図 **9-8. Bit Transfer on the I2C Bus**

9.5.1.3 START and STOP Conditions

All transactions begin with a START (S) and can be terminated by a STOP (P). A HIGH to LOW transition on the SDA line while SCL is HIGH defines a START condition. A LOW to HIGH transition on the SDA line when the SCL is HIGH defines a STOP condition.

START and STOP conditions are always generated by the host. The bus is considered busy after the START condition, and free after the STOP condition.

図 **9-9. START and STOP Conditions**

9.5.1.4 Byte Format

Every byte on the SDA line must be 8 bits long. The number of bytes to be transmitted per transfer is unrestricted. Each byte has to be followed by an Acknowledge bit. Data is transferred with the Most Significant Bit (MSB) first. If a target cannot receive or transmit another complete byte of data until it has performed some other function, it can hold the clock line SCL low to force the host into a wait state (clock stretching). Data transfer then continues when the target is ready for another byte of data and release the clock line SCL.

Copyright © 2023 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=JAJSL33A&partnum=BQ25731)* 37

図 **9-10. Data Transfer on the I2C Bus**

9.5.1.5 Acknowledge (ACK) and Not Acknowledge (NACK)

The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. All clock pulses, including the acknowledge 9th clock pulse, are generated by the host.

The transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line LOW and it remains stable LOW during the HIGH period of this clock pulse.

When SDA remains HIGH during the 9th clock pulse, this is the Not Acknowledge signal. The host can then generate either a STOP to abort the transfer or a repeated START to start a new transfer.

9.5.1.6 Target Address and Data Direction Bit

After the START, a target address is sent. This address is 7 bits long followed by the eighth bit as a data direction bit (bit R/W). A zero indicates a transmission (WRITE) and a one indicates a request for data (READ).

図 **9-11. Complete Data Transfer**

9.5.1.7 Single Read and Write

図 **9-12. Single Write**

図 **9-13. Single Read**

If the register address is not defined, the charger IC send back NACK and go back to the idle state.

9.5.1.8 Multi-Read and Multi-Write

The charger device supports multi-read and multi-write.

図 **9-14. Multi Write**

図 **9-15. Multi Read**

9.5.1.9 Write 2-Byte I2C Commands

A few I2C commands combine two 8-bit registers together to form a complete value. These commands include:

- ChargeCurrent()
- ChargeVoltage()
- IIN_DPM()
- OTGVoltage()
- InputVoltage()

Host has to write LSB bit first and then move on to MSB bit. No other command can be inserted in between these two writes. The charger waits for the complete write to the two registers to decide whether to accept or ignore the new value.

After the completion of LSB and MSB bytes, the two bytes will be updated at the same time. If host writes MSB byte first, the command will be ignored. If the time between write of LSB and MSB bytes exceeds watchdog timer, both the LSB and MSB commands will be ignored.

9.6 Register Map

表 **9-7. Charger Command Summary (continued)**

9.6.1 ChargeOption0 Register (I ²C address = 01/00h) [reset = E70Eh]

図 **9-16. ChargeOption0 Register (I ²C address = 01/00h) [reset = E70Eh]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **9-8. ChargeOption0 Register (I ²C address = 01h) Field Descriptions**

表 **9-8. ChargeOption0 Register (I2C address = 01h) Field Descriptions (continued)**

表 **9-9. ChargeOption0 Register (I ²C address = 00h) Field Descriptions**

表 **9-9. ChargeOption0 Register (I2C address = 00h) Field Descriptions (continued)**

9.6.2 ChargeCurrent Register (I ²C address = 03/02h) [reset = 0080h]

To set the charge current, write 16-bit ChargeCurrent() command (REG0x03/02h()) using the data format listed 図 9-17.

With 5-mΩ sense resistor, the charger provides charge current range of 0 A to 16.256 A, with a 128-mA step resolution. With 10-mΩ sense resistor, the charger provides charge current range of 0 A to 8.128 A, with a 64 mA step resolution.

Upon POR, ChargeCurrent() is 0 A. Below scenarios will also reset Charge current to zero:

- CELL_BATPRESZ going LOW (battery removal).
- STAT_AC is not valid(Adapter removal).
- RESET_REG is asserted and reset all registers.
- Charge voltage is written to be 0 V.
- Watch dog event is triggered.

Charge current is not reset in force converter latch off fault (REG0x20[2]), and ACOC/TSHUT/SYSOVP/ACOV/ VSYS_UVP/BATOVP/BATOC faults.

図 **9-17. ChargeCurrent Register (I ²C address = 03/02h) [reset = 0000h]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **9-10. Charge Current Register with 5-mΩ Sense Resistor (I ²C address = 03h) Field Descriptions**

表 **9-11. Charge Current Register with 5-mΩ Sense Resistor (I ²C address = 02h) Field Descriptions**

9.6.2.1 Battery Low Voltage Current Clamp

During battery voltage is low, there is current clamp implemented by converter. For 2-4 cell battery, if the battery voltage is below battery low voltage threshold(VSYS_MIN) then the charge current is clamped at 384 mA. For 1 cell battery, the battery low voltage threshold is $3\,\overline{V}$, and the charge current is clamped at 384 mA if battery voltage is below 3V. However, during battery voltage from 3 V to 3.6 V(VSYS MIN for 1 cell), the charge current is clamped at 2 A. Until battery voltage is above VSYS MIN, charge current is not clamped anymore.

9.6.3 ChargeVoltage Register (I ²C address = 05/04h) [reset value based on CELL_BATPRESZ pin setting]

To set the output charge voltage, write a 16-bit ChargeVoltage register command (REG0x05/04h()) using the data format listed in \boxtimes 9-18, 表 9-12, and 表 9-13. The charger provides charge voltage range from 1.024 V to 23.000 V, with 8-mV step resolution. Any write below 1.024 V or above 23.000 V is ignored.

Upon POR, ChargeVoltage() is by default set as 4200 mV for 1 s, 8400 mV for 2 s, 12600 mV for 3 s or 16800 mV for 4 s, 21000 mV for 5s. After CHRG_OK goes high, the charge will start when the host writes the charging current to ChargeCurrent() register, the default charging voltage is used if ChargeVoltage() is not programmed. If the battery is different from 4.2 V/cell, the host has to write to ChargeVoltage() before ChargeCurrent() register for correct battery voltage setting. Writing ChargeVoltage() to 0 should keep ChargeVoltage() value unchanged, and force ChargeCurrent() register to zero to disable charge.

The SRN pin senses the battery voltage for voltage regulation and should be connected as close to the battery as possible.

図 **9-18. ChargeVoltage Register (I ²C address = 05/04h) [reset value based on CELL_BATPRESZ pin setting]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **9-12. ChargeVoltage Register (I ²C address = 05h) Field Descriptions**

表 **9-13. ChargeVoltage Register (I ²C address = 04h) Field Descriptions**

表 **9-13. ChargeVoltage Register (I2C address = 04h) Field Descriptions (continued)**

9.6.4 ChargerStatus Register (I ²C address = 21/20h) [reset = 0000h]

図 **9-19. ChargerStatus Register (I ²C address = 21/20h) [reset = 0000h]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **9-14. ChargerStatus Register (I ²C address = 21h) Field Descriptions**

表 **9-14. ChargerStatus Register (I2C address = 21h) Field Descriptions (continued)**

表 **9-15. ChargerStatus Register (I ²C address = 20h) Field Descriptions**

9.6.5 ProchotStatus Register (I ²C address = 23/22h) [reset = B800h]

All the status bits in REG0x23[7,2],REG0x23[6:0] will be cleared after host read.

図 **9-20. ProchotStatus Register (I ²C address = 23/22h) [reset = B800h]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **9-16. ProchotStatus Register (I ²C address = 23h) Field Descriptions**

9.6.6 IIN_DPM Register (I ²C address = 25/24h) [reset = 4100h]

IIN_DPM register reflects the actual input current limit programmed in the register, either from IIN_HOST register or from ICO.

After ICO, the current limit used by DPM regulation may differ from the IIN HOST register settings. The actual DPM limit is reported in IIN DPM register.

To read the nominal or typical input current limit

- When using a 10-mΩ sense resistor (RSNS_RAC=0b). There is 50-mA offset at code 0. Note this offset is only applied to code 0, not applied to other codes.
- When using a 5-mΩ sense resistor (RSNS_RAC=1b). There is 100-mA offset at code 0. Note this offset is only applied to code 0, not applied to other codes.

To read the maximum input current limit, need to add 100 mA/200 mA offset based on above nominal input current limit reading approach.

- When using a 10-mΩ sense resistor (RSNS RAC=0b). There is 150-mA offset at code 0 and this 150 mA offset is only applied to code 0, 100-mA offset should be added for all other non-zero codes.
- When using a 5-mΩ sense resistor (RSNS_RAC=1b). There is 300-mA offset at code 0 and this 300 mA offset is only applied to code 0, 200-mA offset should be added for all other non-zero codes

図 **9-21. IIN_DPM Register with 10-mΩ Sense Resistor (I ²C address = 25/24h) [reset = 4100h]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **9-18. IIN_DPM Register with 5-mΩ Sense Resistor (I ²C address = 25h) Field Descriptions**

表 **9-19. IIN_DPM Register with 5-mΩ Sense Resistor (I ²C address = 24h) Field Descriptions**

9.6.7 ADCVBUS/PSYS Register (I ²C address = 27/26h)

- PSYS: Full range: 3.06 V, LSB: 12 mV (ADC_FULLSCALE=1b)
- PSYS: Full range: 2.04 V, LSB: 8 mV (ADC_FULLSCALE=0b)
- VBUS: Full range: 0 mV to 24480 mV, LSB: 96 mV

図 **9-22. ADCVBUS/PSYS Register (I ²C address = 27/26h)**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **9-20. ADCVBUS Register (I ²C address = 27h) Field Descriptions**

表 **9-21. ADCPSYS Register (I ²C address = 26h) Field Descriptions**

9.6.8 ADCIBAT Register (I ²C address = 29/28h)

- ICHG: Full range when using a 10-mΩ sense resistor (RSNS_RSR=0b):8.128 A, LSB: 64 mA.
- ICHG: Full range when using a 5-mΩ sense resistor (RSNS_RSR=1b):16.256A,LSB: 128 mA.
- IDCHG: Full range when using a 10-mΩ sense resistor (RSNS RSR=0b):32.512 A, LSB: 256 mA. Note when discharge current is higher than 32.512 A, the ADC will report 32.512 A
- IDCHG: Full range when using a 5-m Ω sense resistor (RSNS RSR=1b):65.024A,LSB: 512 mA. Note when discharge current is higher than 65.024 A, the ADC will report 65.024 A

図 **9-23. ADCIBAT Register (I ²C address = 29/28h)**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **9-22. ADCICHG Register (I ²C address = 29h) Field Descriptions**

表 **9-23. ADCIDCHG Register (I ²C address = 28h) Field Descriptions**

9.6.9 ADCIIN/CMPIN Register (I ²C address = 2B/2Ah)

- IIN Full range: When using a 10-mΩ sense resistor (RSNS_RAC=0b): 12.75 A, LSB: 50 mA.
- IIN Full range: When using a 5-m Ω sense resistor (RSNS_RAC=1b): 25.5A, LSB:100 mA.
- CMPIN Full range: 3.06 V, LSB: 12 mV (ADC_FULLSCALE=1b)
- CMPIN Full range: 2.04 V, LSB: 8 mV (ADC_FULLSCALE=0b)

図 **9-24. ADCIIN/CMPIN Register (I ²C address = 2B/2Ah)**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **9-24. ADCIIN Register (I ²C address = 2Bh) Field Descriptions**

表 **9-25. ADCCMPIN Register (I ²C address = 2Ah) Field Descriptions**

9.6.10 ADCVSYS/VBAT Register (I ²C address = 2D/2Ch)

- VSYS: Full range: 2.88 V to 19.2 V, LSB: 64 mV (1S-4S)
- VSYS: Full range: 8.16 V to 24.48 V, LSB: 64 mV (5S)
- VBAT: Full range: 2.88 V to 19.2 V, LSB: 64 mV (1S-4S)
- VBAT: Full range: 8.16 V to 24.48 V, LSB: 64 mV (5S)

図 **9-25. ADCVSYS/VBAT Register (I ²C address = 2D/2Ch)**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **9-26. ADCVSYS Register (I ²C address = 2Dh) Field Descriptions**

表 **9-27. ADCVSYSVBAT Register (I ²C address = 2Ch) Field Descriptions**

9.6.11 ChargeOption1 Register (I ²C address = 31/30h) [reset = 3F00h]

図 **9-26. ChargeOption1 Register (I ²C address = 31/30h) [reset = 3300h]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **9-28. ChargeOption1 Register (I ²C address = 31h) Field Descriptions**

表 **9-28. ChargeOption1 Register (I2C address = 31h) Field Descriptions (continued)**

表 **9-29. ChargeOption1 Register (I ²C address = 30h) Field Descriptions**

表 **9-29. ChargeOption1 Register (I2C address = 30h) Field Descriptions (continued)**

9.6.12 ChargeOption2 Register (I ²C address = 33/32h) [reset = 00B7]

図 **9-27. ChargeOption2 Register (I ²C address = 33/32h) [reset = 00B7]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **9-30. ChargeOption2 Register (I ²C address = 33h) Field Descriptions**

表 **9-31. ChargeOption2 Register (I ²C address = 32h) Field Descriptions**

9.6.13 ChargeOption3 Register (I ²C address = 35/34h) [reset = 0434h]

図 **9-28. ChargeOption3 Register (I ²C address = 35/34h) [reset = 0434h]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **9-32. ChargeOption3 Register (I ²C address = 35h) Field Descriptions**

表 **9-33. ChargeOption3 Register (I ²C address = 34h) Field Descriptions**

表 **9-33. ChargeOption3 Register (I2C address = 34h) Field Descriptions (continued)**

9.6.14 ProchotOption0 Register (I ²C address = 37/36h) [reset = 4A81h(2S~5s) 4A09(1S)]

To set VSYS TH1 threshold to trigger discharging VBUS in VAP mode, write a 6-bit Vmin Active Protection register command (REG0x37<7:2>()) using the data format listed in \boxtimes 9-29, 表 9-34, and 表 [9-35.](#page-66-0) The charger Measure on VSYS with fixed 5-µs deglitch time. Trigger when SYS pin voltage is below the thresholds. The threshold range from 3.2 V (000000b) to 9.5 V (111111b) for 2s~5s and 3.2 V (000000b) to 3.9 V (000111b) for 1S, with 100-mV step resolution. There is a fixed DC offset which is 3.2 V. Under 1S application writing beyond 3.9 V will be ignored. For example 000111b and xxx111b result in same VSYS_TH1 setting 3.9 V. Upon POR, the VSYS TH1 threshold to trigger VBUS discharge in VAP mode is 3.4 V (000010b) for 1S and 6.400 V (100000b) for 2s~5s.

図 **9-29. ProchotOption0 Register (I ²C address = 37/36h) [reset = 4A81h(2S~5s) 4A09(1S)]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **9-34. ProchotOption0 Register (I ²C address = 37h) Field Descriptions**

表 **9-35. ProchotOption0 Register (I ²C address = 36h) Field Descriptions**

9.6.15 ProchotOption1 Register (I ²C address = 39/38h) [reset = 41A0h]

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

When the REG0x38h[7:0] are set to be disabled, the PROCHOT event associated with that bit will not be reported in the PROCHOT status register REG0x22h[7:0] any more, and the PROCHOT pin will not be pulled low any more if the event happens.

表 **9-36. ProchotOption1 Register (I ²C address = 39h) Field Descriptions**

表 **9-37. ProchotOption1 Register (I2C address = 38h) Field Descriptions (continued)**

9.6.16 ADCOption Register (I ²C address = 3B/3Ah) [reset = 2000h]

図 **9-31. ADCOption Register (I ²C address = 3B/3Ah) [reset = 2000h]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

The ADC registers are read in the following order: VBAT, VSYS, ICHG, IDCHG, IIN, PSYS, VBUS, CMPIN. ADC is disabled in low power mode. Before enabling ADC, low power mode should be disabled first.

BIT FIELD TYPE RESET DESCRIPTION 7 ADC_CONV R/W 0b Typical each ADC channel conversion time is 25 ms maximum. Total ADC conversion time is the product of 25 ms and enabled channel counts. 0b: One-shot update. Do one set of conversion updates to registers REG0x29/28(), REG0x27/26(), REG0x2B/2A(), and REG0x2D/2C() after ADC_START = 1. 1b: Continuous update. Do a set of conversion updates to registers REG0x29/28(), REG0x27/26(), REG0x2B/2A(), and REG0x2D/2C()every 1 sec. 6 ADC_START R/W 0b 0b: No ADC conversion 1b: Start ADC conversion. After the one-shot update is complete, this bit automatically resets to zero 5 ADC_FULLSCALE R/W 1b ADC input voltage range adjustment for PSYS and CMPIN ADC Channels. 2.04-V full scale holds 8 mV/LSB resolution and 3.06-V full scale holds 12 mV/LSB resolution 0b: 2.04 V 1b: 3.06 V <default at POR>(Not accurate for REGN<6-V application (VBUS & VSYS< 6V)) 4-0 Reserved R/W 00000b Reserved

表 **9-38. ADCOption Register (I ²C address = 3Bh) Field Descriptions**

表 **9-39. ADCOption Register (I ²C address = 3Ah) Field Descriptions**

表 **9-39. ADCOption Register (I2C address = 3Ah) Field Descriptions (continued)**

9.6.17 ChargeOption4 Register (I ²C address = 3D/3Ch) [reset = 0048h]

図 **9-32. ChargeOption4 Register (I ²C address = 3D/3Ch) [reset = 0048h]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **9-40. ChargeOption4 Register (I ²C address = 3Dh) Field Descriptions**

表 **9-41. ChargeOption4 Register (I ²C address = 3Ch) Field Descriptions**

表 **9-41. ChargeOption4 Register (I2C address = 3Ch) Field Descriptions (continued)**

9.6.18 Vmin Active Protection Register (I ²C address = 3F/3Eh) [reset = 006Ch(2s~5s)/0004h(1S)]

To set the VAP VBUS PROCHOT trigger threshold, write a 7-bit Vmin Active Protection register command (REG0x3F[7:1]) using the data format listed in \boxtimes 9-33 and 表 9-42. The charger provides VAP mode VBUS PROCHOT trigger threshold range from 3.2 V (0000000b) to 15.9 V (1111111b), with 100-mV step resolution. There is a fixed offset of 3.2 V. Upon POR, the VBUS PROCHOT trigger threshold is 3.2 V (0000000b).

To set VSYS_TH2 Threshold to assert STAT_VSYS, write a 6-bit Vmin Active Protection register command (REG0x3E[7:2]) using the data format listed in \boxtimes 9-33 and 表 [9-43](#page-74-0). The charger Measure on VSYS with fixed 5µs deglitch time. Trigger when SYS pin voltage is below the thresholds. The threshold range from 3.2 V (000000b) to 9.5 V (111111b) for 2s~5s and 3.2 V (000000b) to 3.9 V (000111b) for 1S, with 100-mV step resolution. There is a fixed DC offset which is 3.2 V. Under 1S application writing beyond 3.9 V will be ignored. For example, xxx111b and 000111b result in same VSYS_TH2 setting 3.9 V. Upon POR, the VSYS PROCHOT trigger threshold is 3.2 V (000000b) for 1S and 5.9 V (011011b) for 2s~5s .

図 **9-33. Vmin Active Protection Register (I ²C address = 3F/3Eh) [reset = 0070h/0004h]**

	6		4				0
Bit ₆	VBUS VAP TH VBUS VAP TH Bit ₅	Bit4	VBUS VAP TH VBUS VAP TH Bit ₃	VBUS VAP T H Bit2	VBUS VAP TH Bit1	VBUS VAP TH Bit ₀	Reserved
			R/W				R/W
	6		4				Ω
			VSYS TH2 Bit6 VSYS TH2 Bit5 VSYS TH2 Bit4 VSYS TH2 Bit3	VSYS TH ₂ Bit ₂	VSYS TH2 Bit1	EN TH ₂ FOLL OW TH ₁	EN FRS
R/W R/W							R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **9-42. Vmin Active Protection Register (I ²C address = 3Fh) Field Descriptions**

表 **9-43. Vmin Active Protection Register (I ²C address = 3Eh) Field Descriptions**

9.6.19 OTGVoltage Register (I ²C address = 07/06h) [reset = 09C4h]

To set the OTG output voltage limit, write to REG0x07/06h() using the data format listed in 図 9-34, 表 9-44, and 表 9-45.

The DAC is clamped in digital core at minimal 3 V and maximum 24.0 V during normal OTG operation. Any register writing lower than the minimal or higher than the maximum will be ignored.

図 **9-34. OTGVoltage Register (I ²C address = 07/06h) [reset = 09C4h]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **9-44. OTGVoltage Register (I ²C address = 07h) Field Descriptions**

表 **9-45. OTGVoltage Register (I ²C address = 06h) Field Descriptions**

表 **9-45. OTGVoltage Register (I2C address = 06h) Field Descriptions (continued)**

9.6.20 OTGCurrent Register (I ²C address = 09/08h) [reset = 3C00h]

To set the OTG output current limit, write to REG0x09() using the data format listed in \boxtimes 9-35 and 表 9-46.

図 **9-35. OTGCurrent Register (I ²C address = 09/08h) [reset = 3C00h]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **9-46. OTGCurrent Register (I ²C address = 09h) Field Descriptions**

表 **9-47. OTGCurrent Register (I ²C address = 08h) Field Descriptions**

9.6.21 InputVoltage(VINDPM) Register (I ²C address = 0B/0Ah) [reset =VBUS-1.28V]

To set the input voltage limit, write a 16-bit InputVoltage register command (REG0x0B/0A()) using the data format listed in $\overline{\boxtimes}$ 9-36, 表 9-48, and 表 9-49.

If the input voltage drops more than the InputVoltage register allows, the device enters VINDPM and reduces the charge current. The default setting is 1.28 V below the no-load VBUS voltage. There is a fixed DC offset 3.2 V for all codes.

図 **9-36. InputVoltage Register (I ²C address = 0B/0Ah) [reset = VBUS-1.28V]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **9-48. InputVoltage Register (I ²C address = 0Bh) Field Descriptions**

表 **9-49. InputVoltage Register (I ²C address = 0Ah) Field Descriptions**

9.6.22 IIN_HOST Register (I ²C address = 0F/0Eh) [reset = 2000h]

To set the nominal or typical input current limit based on the adapter rated current. Write a 7-bit IIN HOST register command using the data format listed below.

When using a 10-mΩ sense resistor (RSNS RAC=0b), the charger provides a nominal input-current limit range of 50 mA to 6350 mA, with 50-mA resolution. The upper boundary is implemented through DAC clamp, writing value higher than limitation will be neglected. The lower boundary is implemented through 50-mA offset at code 0. Note this offset is only applied to code 0, not applied to other codes. The default nominal input current limit is 3.25 A. Upon adapter removal, the input current limit is reset to the default value of 3.25 A.

When using a 5-mΩ sense resistor (RSNS RAC=1b) referring to $\forall\forall\forall\exists\forall$ 9.3.5, the input-current limit range can be found under certain IADPT pin, EN_FAST_5MOHM bit status. The lower boundary is implemented through 100-mA offset at code 0. Note this offset is only applied to code 0, not applied to other codes. The default current limit is 3.2 A. Due to the USB current setting requirement, the register setting specifies the maximum current instead of the typical current. Upon adapter removal, the nominal input current limit is reset to the default value of 3.2 A.

To set the maximum input current limit based on adapter rated current. Additional 100-mA (10-mΩ sense resistor)/200-mA (5-mΩ sense resistor) offset should be added based on above nominal input current limit to obtain the maximum input current limit.

The ACP and ACN pins are used to sense R_{AC} with the default value of 5 mΩ. For a 10-mΩ sense resistor, a larger sense voltage is given and a better regulation accuracy, but at the cost of higher conduction loss.

Instead of using the internal IIN DPM loop, the user can build up an external input current regulation loop and have the feedback signal on the ILIM_HIZ pin.

In order to disable ILIM_HIZ pin, the host can write EN_EXTILIM=0b to disable ILIM_HIZ pin, or pull ILIM_HIZ pin above 4.0 V.

図 **9-37. IIN_HOST Register (I ²C address = 0F/0Eh) [reset = 4100h]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **9-50. IIN_HOST Register With 5-mΩ Sense Resistor (I ²C address = 0Fh) Field Descriptions**

表 **9-50. IIN_HOST Register With 5-mΩ Sense Resistor (I2C address = 0Fh) Field Descriptions (continued)**

表 **9-51. IIN_HOST Register With 5-mΩ Sense Resistor (I ²C address = 0Eh) Field Descriptions**

9.6.23 ID Registers

9.6.23.1 ManufactureID Register (I ²C address = 2Eh) [reset = 40h]

図 **9-38. ManufactureID Register (I ²C address = 2Eh) [reset = 40h]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **9-52. ManufactureID Register Field Descriptions**

9.6.23.2 Device ID (DeviceAddress) Register (I ²C address = 2Fh) [reset = D6h]

図 **9-39. Device ID (DeviceAddress) Register (I ²C address = 2Fh) [reset = D6h]**

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 **9-53. Device ID (DeviceAddress) Register Field Descriptions**

10 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を 保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことに なります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

10.1 Application Information

The BQ2573xEVM evaluation module (EVM) is a complete charger module for evaluating the BQ25731. The application curves were taken using the BQ2573xEVM.

As shown in \boxtimes 10-1, at the charger VSYS terminal, a minimum 7-µF effective MLCC capacitance (7 × 10-µF 0603 package MLCC) is suggested for a 45-W to 65-W adapter, and two more 10-μF MLCC capacitors are needed when power reaches 90 W. Overall 50-μF effective capacitance on VSYS net is necessary (POSCAP is preferred). These capacitors do not have to be placed at the charger VSYS output terminal; all capacitors connected to VSYS net can be counted including the input capacitor of the next stage converters.

10.2 Typical Application

10.2.1 Design Requirements

(1) Refer to battery specification for settings.

(2) Refer to adapter specification for settings for Input Voltage and Input Current Limit.

10.2.2 Detailed Design Procedure

The parameters are configurable using the evaluation software. The simplified application circuit (see \boxtimes [10-1](#page-82-0), as the application diagram) shows the minimum component requirements. Inductor, capacitor, and MOSFET selection are explained in the rest of this section. Refer to the EVM user's guide for the complete application schematic.

10.2.2.1 Input Snubber and Filter for Voltage Spike Damping

During adapter hot plug-in, the parasitic inductance and input capacitor from the adapter cable form a second order system. The voltage spike at VBUS pin maybe beyond IC maximum voltage rating and damage IC. The input filter must be carefully designed and tested to prevent overvoltage event on VBUS pin.

There are several methods to damp or limit the overvoltage spike during adapter hot plug-in. An electrolytic capacitor with high ESR as an input capacitor can damp the overvoltage spike well below the IC maximum pin voltage rating. A high current capability TVS Zener diode can also limit the overvoltage level to an IC safe level. However these two solutions may not save cost or have small size.

A cost effective and small size solution is shown in \boxtimes 10-2. The R1 and C1 are composed of a damping RC network to damp the hot plug-in oscillation. As a result the over voltage spike is limited to a safe level. D1 is used for reverse voltage protection for VBUS pin. C2 is VBUS pin decoupling capacitor and it should be placed as close as possible to VBUS pin. C2 value should be less than C1 value so R1 can dominate the equivalent ESR value to get enough damping effect. R2 is used to limit inrush current of D1 to prevent D1 getting damage when adapter hot plug-in. R2 and C2 should have 10-µs time constant to limit the dv/dt on VBUS pin to reduce inrush current when adapter hot plug in. R1 has high inrush current. R1 package must be sized enough to handle inrush current power loss according to resistor manufacturer's data sheet. The filter components' value always need to be verified with real application and minor adjustments may need to fit in the real application circuit.

図 **10-2. Input Filter**

10.2.2.2 ACP-ACN Input Filter

The BQ25731 has average current mode control. The input current sensing through ACP/ACN is critical to recover inductor current ripple. Parasitic inductance on board will generate high frequency ringing on ACP-ACN which overwhelms converter sensed inductor current information. It is also difficult to manage parasitic inductance created based on different PCB layout. Larger parasitic inductance will generate larger sense current ringing which could cause the average current control loop to go into oscillation. Therefore ACP-ACN sensing information need to be conditioned.

For real system board condition, we suggest using below circuit design to get best result and filter noise induced from different PCB parasitic factor. With time constant of filter from 47 ns to 200 ns, the filter is effective and the delay of on the sensed signal is small, therefore there is no concern for average current mode control. If 400-kHz switching frequency is employed, 10 nF is recommended for C_{DIFF} ; if 800-kHz switching frequency is chosen, then C_{DIFF} can be left open.

図 **10-3. ACN-ACP Input Filter**

10.2.2.3 Inductor Selection

The BQ25731 has two selectable fixed switching frequency. Higher switching frequency allows the use of smaller inductor and capacitor values. Inductor saturation current should be higher than the charging current (I_{CHG}) plus half the ripple current (I_{RIPPLE}) :

$$
I_{\text{SAT}} \geq I_{\text{CHG}} + (1/2) I_{\text{RIPPLE}} \tag{2}
$$

The inductor ripple current in buck operation depends on input voltage (V_{IN}), duty cycle (D_{BUCK} = V_{OUT}/V_{IN}), switching frequency (f_S) and inductance (L) :

$$
I_{RIPPLE BUCK} = V_{IN} \times D_{BUCK} \times (1 - D_{BUCK}) / (f_S \times L)
$$
 (3)

During boost operation, the duty cycle is:

 $D_{\text{BOOST}} = 1 - (V_{\text{IN}}/V_{\text{BAT}})$

and the ripple current is:

 I_{RIPPLE} BOOST = (V_{IN} × D_{BOOST}) / (f_S × L)

The maximum inductor ripple current happens with $D = 0.5$ or close to 0.5. For example, the battery charging voltage range is from 9 V to 12.6 V for 3-cell battery pack. For 20-V adapter voltage, 10-V battery voltage gives the maximum inductor ripple current. Another example is 4-cell battery, the battery voltage range is from 12 V to 16.8 V, and 12-V battery voltage gives the maximum inductor ripple current.

Usually inductor ripple is designed in the range of (20 – 40%) maximum charging current as a trade-off between inductor size and efficiency for a practical design.

10.2.2.4 Input Capacitor

Input capacitor should have enough ripple current rating to absorb input switching ripple current. The worst case RMS ripple current is half of the charging current (plus system current there is any system load) when duty cycle is 0.5 in buck mode. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current occurs where the duty cycle is closest to 50% and can be estimated by ± 4 :

$$
I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)}
$$

(4)

Low ESR ceramic capacitor such as X7R or X5R is preferred for input decoupling capacitor and should be placed in front of R_{AC} current sensing and as close as possible to the power stage half bridge MOSFETs. Capacitance after R_{AC} before power stage half bridge should be limited to 10 nF + 1 nF referring to \boxtimes [10-3](#page-84-0) diagram. Because too large capacitance after R_{AC} could filter out R_{AC} current sensing ripple information. Voltage rating of the capacitor must be higher than normal input voltage level, 25-V rating or higher capacitor is preferred for 19-V to 20-V input voltage.

Ceramic capacitors (MLCC) show a dc-bias effect. This effect reduces the effective capacitance when a dc-bias voltage is applied across a ceramic capacitor, as on the input capacitor of a charger. The effect may lead to a significant capacitance drop, especially for high input voltages and small capacitor packages. See the manufacturer's data sheet about the derating performance with a dc bias voltage applied. It may be necessary to choose a higher voltage rating or nominal capacitance value in order to get the required effective capacitance value at the operating point.

10.2.2.5 Output Capacitor

Output capacitor also should have enough ripple current rating to absorb output switching ripple current. To get good loop stability, the resonant frequency of the output inductor and output capacitor should be designed between 10 kHz and 20 kHz. The preferred ceramic capacitor is 25-V X7R or X5R for output capacitor. Minimum 7 pcs of 10-μF 0603 package capacitor is suggested to be placed as close as possible to Q3&Q4 half bridge (between Q4 drain and Q3 source terminal). Total minimum output effective capacitance along VSYS distribution line is 50 μF refers to $\frac{1}{100}$ 1. Recommend to place minimum 20-μF MLCC capacitors after the charge current sense resistor for best stability.

Ceramic capacitors show a dc-bias effect. This effect reduces the effective capacitance when a dc-bias voltage is applied across a ceramic capacitor, as on the output capacitor of a charger. The effect may lead to a significant capacitance drop, especially for high output voltages and small capacitor packages. See the manufacturer's data sheet about the derating performance with a dc bias voltage applied. It may be necessary to choose a higher voltage rating or nominal capacitance value in order to get the required capacitance value at the operating point. Considering the 25-V 0603 package MLCC capacitance derating under 21-V to 23-V output voltage, the recommended practical capacitors configuration at VSYS output terminal can also be found in $\frac{1}{100}$ 10-1. Tantalum capacitors (POSCAP) can avoid dc-bias effect and temperature variation effect which are recommend to be used along VSYS output distribution line to meet total minimum effective output capacitance requirement.

OUTPUT CAPACITORS VS TOTAL INPUT POWER	65W	90 W	130 W
Minimum Effective Output Capacitance	50 uF	50 µF	50 uF
Minimum output capacitors at charger VSYS output terminal	$ 7*10 \mu$ F (0603 25 V MLCC)	9*10 µF (0603 25 V MLCC)	9*10 µF (0603 25 V MLCC)
Additional output capacitors along VSYS distribution line	2*22 µF (25 V~35 V POSCAP)	2*22 µF (25 V~35 V POSCAP)	12*22 µF (25 V~35 V POSCAP)

表 **10-1. Minimum Output Capacitance Requirement**

10.2.2.6 Power MOSFETs Selection

Four external N-channel MOSFETs are used for a synchronous switching battery charger. The gate drivers are integrated into the IC with 6 V of gate drive voltage. 30 V or higher voltage rating MOSFETs are preferred for 19- V to 20-V input voltage.

Figure-of-merit (FOM) is usually used for selecting proper MOSFET based on a tradeoff between the conduction loss and switching loss. For the top side MOSFET, FOM is defined as the product of a MOSFET's on-resistance, $R_{DS(ON)}$, and the gate-to-drain charge, Q_{GD} . For the bottom side MOSFET, FOM is defined as the product of the MOSFET's on-resistance, $R_{DS(ON)}$, and the total gate charge, Q_G .

$$
FOM_{top} = R_{DS(on)} \cdot Q_{GD}; FOM_{bottom} = R_{DS(on)} \cdot Q_G
$$
\n
$$
(5)
$$

The lower the FOM value, the lower the total power loss. Usually lower $R_{DS(ON)}$ has higher cost with the same package size.

The top-side MOSFET loss includes conduction loss and switching loss. Taking buck mode operation as an example the power loss is a function of duty cycle $(D=V_{\text{OUT}}/V_{\text{IN}})$, charging current (I_{CHG}) , MOSFET's onresistance (R_{DS(ON)}, top), input voltage (V_{IN}), switching frequency (f_S), turn-on time (t_{on}) and turn-off time (t_{off}):

$$
P_{\text{top}} = P_{\text{con_top}} + P_{\text{sw_top}}
$$
\n
$$
(6)
$$
\n
$$
P_{\text{con_top}} = D \cdot I_{L_RMS}^2 \cdot R_{DS(\text{on})_top};
$$
\n
$$
I_{L_RMS}^2 = I_{L_DC}^2 + I_{\text{ripple}}^2 / 12
$$
\n
$$
(8)
$$

- I_L _{DC} is the average inductor DC current under buck mode;
- I_{ripple} is the inductor current ripple peak-to-peak value;

$$
P_{sw_top} = P_{IV_top} + P_{Qoss_top} + P_{Gate_top};
$$
\n(9)

The first item $P_{\text{con top}}$ represents the conduction loss which is straight forward. The second term $P_{\text{sw top}}$ represents the multiple switching loss items in top MOSFET including voltage and current overlap losses (P_{IV top}), MOSFET parasitic output capacitance loss (P_{Qoss top}) and gate drive loss (P_{Gate top}). To calculate voltage and current overlap losses (P_{IV-top}) :

$$
P_{IV_top} = 0.5x V_{IN} \cdot I_{valley} \cdot t_{on} \cdot f_S + 0.5x V_{IN} \cdot I_{peak} \cdot t_{off} \cdot f_S
$$
 (10)

$$
I_{\text{valley}} = I_{L_DC} - 0.5 \cdot I_{\text{ripple}} \text{ (inductor current valley value)};
$$
\n
$$
(11)
$$

- $I_{\text{peak}} = I_{\text{L DC}} + 0.5 \cdot I_{\text{ripole}}$ (inductor current peak value); (12)
- t_{on} is the MOSFET turn-on time that V_{DS} falling time from V_{IN} to almost zero (MOSFET turn on conduction voltage);
- t_{off} is the MOSFET turn-off time that I_{DS} falling time from I_{peak} to zero;

The MOSFET turn-on and turn-off times are given by:

$$
t_{on} = \frac{Q_{SW}}{I_{on}}, \quad t_{off} = \frac{Q_{SW}}{I_{off}}
$$
 (13)

where Q_{sw} is the switching charge, I_{on} is the turn-on gate driving current, and I_{off} is the turn-off gate driving current. If the switching charge is not given in MOSFET datasheet, it can be estimated by gate-to-drain charge (Q_{GD}) and gate-to-source charge (Q_{GS}) :

$$
Q_{sw} = Q_{GD} + Q_{GS} \tag{14}
$$

Gate driving current can be estimated by REGN voltage (V_{REGN}), MOSFET plateau voltage (V_{plt}), total turn-on gate resistance (R_{on}) , and turn-off gate resistance (R_{off}) of the gate driver:

$$
I_{on} = \frac{V_{REGN} - V_{plt}}{R_{on}}, I_{off} = \frac{V_{plt}}{R_{off}}
$$
(15)

To calculate top MOSFET parasitic output capacitance loss (P_{Qoss_top}) :

$$
P_{\text{Qoss top}} = 0.5 \cdot V_{\text{IN}} \cdot Q_{\text{oss}} \cdot f_{\text{S}}
$$
 (16)

To calculate top MOSFET gate drive loss $(P_{\text{Gate top}})$:

$$
P_{\text{Gate_top}} = V_{\text{IN}} \cdot Q_{\text{Gate_top}} \cdot f_{\text{S}}
$$
 (17)

- Q_{Gate top} is the top MOSFET gate charge which can be found in MOSFET datasheet;
- Note here V_{IN} is used instead of real gate drive voltage 6 V because, the gate drive 6 V is generated based on LDO from V_{IN} under buck mode, the total gate drive related loss are all considered when V_{IN} is used for gate drive loss calculation .

The bottom-side MOSFET loss also includes conduction loss and switching loss:

The first item P_{con} bottom represents the conduction loss which is straight forward. The second term P_{sw} bottom represents the multiple switching loss items in bottom MOSFET including reverse recovery losses (P_{RR} bottom), Dead time body diode conduction loss ($P_{Dead\ bottom}$) and gate drive loss ($P_{Gate\ bottom}$). The detail calculation can be found below:

 $P_{RR\ bottom} = V_{IN} \cdot Q_{IT} \cdot f_S$ (21)

 Q_{rr} is the bottom MOSFET reverse recovery charge which can be found in MOSFET data sheet;

$$
PDead_bottom = VF \cdot Ivalley \cdot fS \cdot tdead_rise + VF \cdot Ipeak \cdot fS \cdot tdead_fall
$$
 (22)

- V_F is the body diode forward conduction voltage drop;
- t_{dead rise} is the SW rising edge deadtime between top and bottom MOSFETs which is around 40 ns;
- $\overline{t_{\text{dead}}\overline{t_{\text{fall}}}$ is the SW falling edge deadtime between top and bottom MOSFETs which is around 30 ns;

P_{Gate bottom} can follow the same method as top MOSFET gate drive loss calculation approach refer to \vec{x} [17](#page-86-0).

10.2.3 Application Curves

[BQ25731](https://www.ti.com/product/ja-jp/bq25731?qgpn=bq25731) [JAJSL33A](https://www.ti.com/ja-jp/lit/pdf/JAJSL33) – JUNE 2020 – REVISED JANUARY 2021 **www.ti.com/ja-jp**

11 Power Supply Recommendations

The valid adapter range is from 3.5 V (V_{VBUS_CONVEN}) to 26 V with at least 500-mA current rating. When CHRG_OK goes HIGH, the system is powered from adapter through the charger. When adapter is removed, the system is connected to battery.

12 Layout

12.1 Layout Guidelines

Proper layout of the components to minimize high frequency current path loop (see [セクション](#page-93-0) 12.2) is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Here is a PCB layout priority list for proper layout.

表 **12-1. PCB Layout Guidelines (continued)**

12.2 Layout Example

12.2.1 Layout Example Reference Top View

Based on the above layout guidelines, the buck-boost charger layout example top view is shown below including all the key power components.

図 **12-1. Buck-Boost Charger Layout Reference Example Top View**

12.2.2 Inner Layer Layout and Routing Example

For both input sensing resistor and charging current sensing resistor, differential sensing and routing method are suggested and highlighted in below figure. Use wide trace for gate drive traces, minimum 15 mil trace width. Connect all analog grounds to a dedicated low-impedance copper plane, which is tied to the power ground underneath the IC exposed pad. Suggest using dedicated COMP1, COMP2 analog ground traces shown in below figure.

図 **12-2. Buck-Boost Charger Gate Drive/Current Sensing/AGND Signal Layer Routing Example**

13 Device and Documentation Support

13.1 Device Support

13.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメン ツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サ ード・パーティ製品またはサービスの是認の表明を意味するものではありません。

13.2 Documentation Support

13.2.1 Related Documentation

For related documentation see the following:

- *[Semiconductor and IC Package Thermal Metrics Application Report](https://www.ti.com/jp/lit/pdf/SPRA953)*
- *[BQ2571x Evaluation Module User's Guide](https://www.ti.com/jp/lit/pdf/SLUUBT8)*
- *[QFN/SON PCB Attachment Application Report](https://www.ti.com/jp/lit/pdf/SLUA271)*

13.3 サポート・リソース

TI E2E™ サポート [・フォーラム](https://e2e.ti.com)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するも のではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件を](https://www.ti.com/corp/docs/legal/termsofuse.shtml)参照してください。

13.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

13.5 静電気放電に関する注意事項

この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うこと を推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずか に変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

13.6 用語集

[テキサス・インスツルメンツ用語集](https://www.ti.com/lit/pdf/SLYZ022) この用語集には、用語や略語の一覧および定義が記載されています。

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

- C. QFN (Quad Flatpack No-Lead) Package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

RSN (S-PWQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

NOTE: All linear dimensions are in millimeters

RSN (S-PWQFN-N32)

PLASTIC QUAD FLATPACK NO-LEAD

NOTES: All linear dimensions are in millimeters. A.

- **B.** This drawing is subject to change without notice.
- Publication IPC-7351 is recommended for alternate designs. C.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI [の販売条件、](https://www.ti.com/ja-jp/legal/terms-conditions/terms-of-sale.html)または [ti.com](https://www.ti.com) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated