JAJSKR2 - FEBRUARY 2021

BQ25303J スタンドアロン 1 セル、 17V、 3.0A バッテリ チャージャ、JEITA バ ッテリ温度監視機能搭載

1 特長

- スタンドアロン チャージャと構成が容易
- 高効率 1.2MHz 同期整流スイッチモード降圧チャージ
 - 1 セル バッテリの場合 5V 入力から 2A で 92.5%
 - 1 セル バッテリの場合 9V 入力から 2A で 91.8% の充電効率
- 1 つの入力で USB 入力および高電圧アダプタに対応
 - 4.1V~17V 入力電圧範囲に対応、入力電圧の絶 対最大定格 28V
 - 入力電圧のダイナミック パワー マネージメント (VINDPM) によるバッテリ電圧トラッキング
- 高集積
 - 逆方向ブロッキングと同期スイッチング MOSFET を内蔵
 - 内部入力および充電電流センス
 - ループ補償内蔵
 - ブートストラップ ダイオードを内蔵
- 4.1V/4.2V/4.35V/4.4V の充電電圧
- 3.0A の最大高速充電電流
- 4.5V V_{BAT} で 200nA の低バッテリリーク電流
- IC ディスエーブル モードで 4.25µA の VBUS 消費電
- 120℃での充電電流の熱レギュレーション
- プリチャージ電流:高速充電電流の 10%
- 終了電流:高速充電電流の 10%
- 充電精度
 - ±0.5% の充電電圧レギュレーション
 - ±10% の充電電流レギュレーション
- 安全
 - サーマルレギュレーションおよびサーマルシャット ダウン
 - 入力低電圧誤動作防止 (UVLO) および過電圧保 護 (OVP)
 - バッテリ過充電保護
 - プリチャージおよび高速充電用の安全タイマ
 - 電流設定ピン ICHG が断線または短絡している場 合、充電はディスエーブルになります
 - JEITA バッテリ温度保護
 - STATピンでの異常検出出力
- WQFN 3x3-16 パッケージで供給

2 アプリケーション

- ワイヤレス スピーカー
- ゲーム
- スタンド型チャージャ
- 医療用


3 概要

BQ25303J は、1 セル リチウムイオンおよびリチウムポリマ バッテリ用の高集積スタンドアロン スイッチモード バッテリ チャージャです。BQ25303J は、4.1V~17V の入力電圧 と **3A** の高速充電電流に対応しています。このデバイスに は電流センシングトポロジが内蔵されているため、高い充 電効率と低い BOM コストを実現できます。クラス最高の 200nA 低静止電流を実現したこのデバイスは、バッテリの エネルギーを節約し、ポータブル デバイスの保管時間を 最大化します。BQ25303J は、3×3 WQFN パッケージで 供給されるため、2層レイアウトが簡単で、スペースに制約 のあるアプリケーションに適しています。

製品情報

	And the lift DA	
部品番号(1)	パッケージ	本体サイズ (公称)
BQ25303J	RTE	3.00mm × 3.00mm

利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。



アプリケーション概略図



Table of Contents

1 特長	1	9.3 Feature Description	15
2 アプリケーション		9.4 Device Functional Modes	20
3 概要		10 Application and Implementation	21
4 Revision History		10.1 Application Information	<mark>2</mark> 1
5 概要 (続き)		10.2 Typical Applications	<mark>2</mark> 1
6 Device Comparison Table		11 Power Supply Recommendations	<mark>27</mark>
7 Pin Configuration and Functions		12 Layout	28
8 Specifications		12.1 Layout Guidelines	28
8.1 Absolute Maximum Ratings		12.2 Layout Example	28
8.2 ESD Ratings		13 Device and Documentation Support	30
8.3 Recommended Operating Conditions		13.1 Device Support	30
8.4 Thermal Information		13.2ドキュメントの更新通知を受け取る方法	30
8.5 Electrical Characteristics.		13.3 サポート・リソース	30
8.6 Timing Requirements		13.4 Trademarks	30
8.7 Typical Characteristics		13.5 静電気放電に関する注意事項	30
9 Detailed Description		13.6 用語集	
9.1 Overview		14 Mechanical, Packaging, and Orderable	
9.2 Functional Block Diagram		Information	31
5			

4 Revision History

DATE	REVISION	NOTES
February 2021	*	Initial release.

Product Folder Links: BQ25303J



5 概要 (続き)

BQ25303J は 4.1V~17V の入力をサポートしており、シングル セル バッテリを充電します。BQ25303J はシングル セル (1S) バッテリに最大 3A の連続充電電流を供給します。このデバイスは、ポータブル デバイス用の高速充電を特長としています。入力電圧レギュレーションにより、入力電源からバッテリに最大の充電電力を供給します。このソリューションは、入力逆方向ブロッキング FET (RBFET、Q1)、ハイサイド スイッチング FET (HSFET、Q2)、ローサイド スイッチング FET (LSFET、Q3) と高度に統合されています。

BQ25303J は、ロスレスの内蔵電流センシング機能を搭載しており、部品点数を最小限に抑えて電力損失とBOM コストを低減します。また、ハイサイドゲートドライブおよびバッテリ温度監視用のブートストラップダイオードが内蔵されているため、システム設計を簡素化できます。このデバイスは、ホスト制御なしで、充電サイクルの開始から完了までを実行できます。BQ25303Jの充電電圧と充電電流は、外付け抵抗で設定されます。BQ25303Jは起動時に充電電圧設定を検出し、4つの段階(バッテリ短絡、プリコンディショニング、定電流、定電圧)でバッテリを充電します。充電サイクルの終わりに、充電電流が終端電流のスレッショルドを下回り、かつバッテリ電圧が再充電スレッショルドを上回ると、充電器は自動的に処理を終了します。バッテリ電圧が再充電スレッショルドを下回ると、充電器は自動的にまた充電サイクルを開始します。この充電器は、負の温度係数(NTC)サーミスタに基づくバッテリ温度監視、充電安全タイマ、入力過電圧および過電流保護、バッテリ過電圧保護など、バッテリ充電とシステム動作のためのさまざまな安全機能を備えています。ピンの断線および短絡保護も内蔵されており、充電電流設定ピンICHGが誤って断線またはGNDへ短絡した場合に保護されます。サーマルレギュレーションにより充電電流が制御され、大電力動作時や高い周囲温度条件時にダイの温度が制限されます。

STAT ピン出力により、充電状態とフォルト状態がレポートされます。入力電圧が除去されると、デバイスは自動的に HiZ モードに移行し、バッテリから充電器デバイスへのリーク電流が非常に低くなります。 BQ25303J は 3mm × 3mm の薄型 WQFN パッケージで供給されます。



6 Device Comparison Table

	BQ25300	BQ25302	BQ25303J	BQ25306
Battery Cells in Series	1	1	1	1, 2
Input Operation Voltage	4.1V to 17V	4.1V to 6.2V	4.1V to 17V	4.1V to 17V
Charge Voltage	3.6V, 4.15V, 4.2V, 4.05V	4.1V, 4.35V, 4.4V, 4.2V	4.1V, 4.35V, 4.4V, 4.2V	programmable from 3.4V to 9.0V
Maximum Fast Charge Current ICHG	3.0A	2.0A	3.0A	3.0A
Battery Temperature Protection (JEITA or Cold/Hot)	Cold/Hot	Cold/Hot	JEITA	Cold/Hot

Product Folder Links: BQ25303J

Copyright © 2024 Texas Instruments Incorporated

1



7 Pin Configuration and Functions




図 7-1. RTE Package 16-Pin WQFN Top View

表 7-1. Pin Functions

	PIN	uo(1)	DESCRIPTION
NAME	NO.	1/0(-/	DESCRIPTION
VBUS	1	Р	Charger input voltage. The internal n-channel reverse block MOSFET (RBFET) is connected between VBUS and PMID with VBUS on source. Place a 2.2uF ceramic capacitor from VBUS to GND and place it as close as possible to IC.
PMID	16	Р	Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain of high-side MOSFET (HSFET). Place ceramic 10µF on PMID to GND and place it as close as possible to IC.
sw	13,14	Р	Switching node. Connected to output inductor. Internally SW is connected to the source of the n-channel HSFET and the drain of the n-channel LSFET. Connect the 0.047µF bootstrap capacitor from SW to BTST.
BTST	15	Р	High-side FET driver supply. Internally, the BTST is connected to the cathode of the internal boost-strap diode. Connect the 0.047μF bootstrap capacitor from SW to BTST.
GND	11,12	Р	Ground. Connected directly to thermal pad on the top layer. A single point connection is recommended between power ground and analog ground near the IC GND pins.
REGN	2	Р	Low-side FET driver positive supply output. Connect a 2.2µF ceramic capacitor from REGN to GND. The capacitor should be placed close to the IC.
BAT	10	Al	Battery voltage sensing input. Connect this pin to the positive terminal of the battery pack and the node of inductor output terminal. 10-µF capacitor is recommended to connect to this pin.
TS	7	Al	Battery temperature voltage input. Connect a negative temperature coefficient thermistor (NTC). Program temperature window with a resistor divider from REGN to TS and TS to GND. Charge suspends when TS pin voltage is out of range. When TS pin is not used, connect a 10-k Ω resistor from REGN to TS and a 10-k Ω resistor from TS to GND. It is recommended to use a 103AT-2 thermistor.
ICHG	4	Al	P VBUŠ and PMID with VBUS on source. Place a 2.2uF ceramic capacitor from VBUS to GND and pla as close as possible to IC. P Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain of high-side MOSFE (HSFET). Place ceramic 10μF on PMID to GND and place it as close as possible to IC. P Switching node. Connected to output inductor. Internally SW is connected to the source of the n-chan HSFET and the drain of the n-channel LSFET. Connect the 0.047μF bootstrap capacitor from SW to High-side FET driver supply. Internally, the BTST is connected to the cathode of the internal boost-stidiode. Connect the 0.047μF bootstrap capacitor from SW to BTST. P Ground. Connected directly to thermal pad on the top layer. A single point connection is recommende between power ground and analog ground near the IC GND pins. P Low-side FET driver positive supply output. Connect a 2.2μF ceramic capacitor from REGN to GND. capacitor should be placed close to the IC. Al Battery voltage sensing input. Connect this pin to the positive terminal of the battery pack and the no inductor output terminal. 10-μF capacitor is recommended to connect to this pin. Battery temperature voltage input. Connect a negative temperature coefficient thermistor (NTC). Program ture window with a resistor divider from REGN to TS and TS to GND. Charge suspends whe pin voltage is out of range. When TS pin is not used, connect a 10-kΩ resistor from REGN to TS and KΩ resistor from TS to GND. It is recommended to use a 103AT-2 thermistor. Charge current program input. Connect a 1% resistor RICHG from this pin to ground to program the charge current as ICHG = K _{ICHG} / R _{ICHG} (K _{ICHG} = 40,000). No capacitor is allowed to connect at this pin when ICHG pin is pulled to ground or left open, the charger stop switching and STAT pin starts blinking resistor and LED. The STAT pin indicates charger status as: • Charge in progress: STAT pin is pulled LOW • Charge completed, charge disabled by EN: STAT pin is OPEN • Fault conditions: STAT pin blin
STAT	3	AO	 Charge in progress: STAT pin is pulled LOW Charge completed, charge disabled by EN: STAT pin is OPEN
VSET	9	AI	 Floating (R > 200kΩ±10%): 4.1V Shorted to GND (R < 510Ω): 4.2V R = 51kΩ ± 10%: 4.35V R = 10kΩ ± 10%: 4.4V



表 7-1. Pin Functions (続き)

PIN		I/O ⁽¹⁾	DESCRIPTION		
NAME	NO.	1/0(**/	DESCRIPTION		
POL	5	Al	EN pin polarity selection.		
EN	6	AI	Device disable input. With POL pin floating, the device is enabled with $\overline{\text{EN}}$ pin floating or pulled low, and the device is disabled if $\overline{\text{EN}}$ pin is pulled high. With POL pin grounded, the device is enabled with $\overline{\text{EN}}$ pin pulled high, and the device is disabled with $\overline{\text{EN}}$ pin pulled low or floating.		
NC	8	-	onnection. Keep this pin floating or grounded.		
Thermal Pad	17	-	Ground reference for the device that is also the thermal pad used to conduct heat from the device. This connection serves two purposes. The first purpose is to provide an electrical ground connection for the device. The second purpose is to provide a low thermal-impedance path from the device die to the PCB. This pad should be tied externally to a ground plane. Ground layer(s) are connected to thermal pad through vias under thermal pad.		

(1) Al = Analog input, AO = Analog Output, AIO = Analog input Output, DI = Digital input, DO = Digital Output, DIO = Digital input Output, P = Power



8 Specifications

8.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	PARAMETER	MIN	MAX	UNIT
	VBUS (converter not switching)	-2	28	V
	PMID (converter not switching)	-0.3	28	V
	SW	-2(-3 for 10ns)	20	V
Voltage Range (with respect to	BTST	-0.3	25.5	V
GND)	BAT	-0.3	11	V
	REGN	-0.3	5.5	V
	VSET	-0.3	11	V
	ICHG, REGN, TS, STAT, POL, EN	-0.3	5.5	V
Voltage Range	BTST to SW	-0.3	5.5	V
Output Sink Current	STAT		6	mA
Output Sink Current	REGN		16	mA
Operating junction temperature, T	J	-40	150	°C
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.

8.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V _(ESD)	Lieutostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±250	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	NOM	MAX	UNIT
V _{BAT}	Battery voltage			4.4	V
I _{VBUS}	Input current			3	Α
I _{SW}	Output current (SW)			3	Α
T _A	Ambient temperature	-40		85	°C
L	Recommended inductance at V _{VBUS_MAX} < 6.2V		1.0		μΗ
L	Recommended inductance at V _{VBUS_MAX} > 6.2V		2.2		μH
C _{VBUS}	Recommended capacitance at VBUS		2.2		μF
C _{PMID}	Recommended capacitance at PMID		10		μF
C _{BAT}	Recommended capacitance at BAT		10		μF

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

7

Product Folder Links: BQ25303J English Data Sheet: SLUSDT8



8.4 Thermal Information

		BQ2530x	
	THERMAL METRIC ⁽¹⁾	RTE	UNIT
		16-PINS	
R _{0JA}	Junction-to-ambient thermal resistance (JEDEC ⁽¹⁾)	45.8	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	48.5	°C/W
R _{0JB}	Junction-to-board thermal resistance	19.0	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	19	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	7.9	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

8.5 Electrical Characteristics

 $V_{VBUS_UVLOZ} < V_{VBUS_OVP} \text{ and } V_{VBUS} > V_{BAT} + V_{SLEEP}, L = 2.2 \mu\text{H}, TJ = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ and } TJ = 25 ^{\circ}\text{C for typical values (unless otherwise noted)}$

QUIESCENT CURF	RENT					
I _{VBUS_REVS}	V _{BUS} reverse current from BAT/SW to VBUS TJ = -40°C - 85°C	$V_{\rm BAT}$ = $V_{\rm SW}$ = 4.5V, $V_{\rm BUS}$ is shorted to GND, measure $V_{\rm BUS}$ reverse current		0.07	3	μA
I _{Q_VBUS_DIS}	V _{BUS} leakage current in disable mode TJ = -40°C - 85°C	V _{BUS} = 5V, V _{BAT} = 4V, charger is disabled, /EN is pulled high		3.5	4.25	μΑ
I _{Q_BAT_HIZ}	BAT and SW pin leakage current in HiZ mode TJ = -40°C - 65°C	V _{BAT} = V _{SW} = 4.5V, V _{BUS} floating		0.17	1	μA
VBUS POWER UP						
V _{VBUS_OP}	V _{BUS} operating range		4.1		17.0	V
V _{VBUS_UVLOZ}	V _{BUS} power on reset	V _{BUS} rising	3.0		3.80	V
V _{VBUS_UVLOZ_HYS}	V _{BUS} power on reset hysteresis	V _{BUS} falling		250		mV
V _{VBUS_LOWV}	A condition to turnon REGN	V_{BUS} rising, REGN turns on, $V_{BAT} = 3.2V$	3.8	3.90	4.00	V
V _{VBUS_LOWV_HYS}	A condition to turnon REGN, hysteresis	V_{BUS} falling, REGN turns off, V_{BAT} = 3.2V		300		mV
V _{SLEEP}	Enter sleep mode threshold	V _{BUS} falling, V _{BUS} - V _{BAT} , V _{VBUS_LOWV} < V _{BAT} < V _{BATREG}	30	60	100	mV
V _{SLEEPZ}	Exit sleep mode threshold	V _{BUS} rising, V _{BUS} - V _{BAT} , V _{VBUS_LOWV} < V _{BAT} < V _{BATREG}	110	157	295	mV
V _{VBUS_OVP_RISE}	V _{BUS} overvoltage rising threshold	V _{BUS} rising, converter stops switching	17.00	17.40	17.80	V
V _{VBUS_OVP_HYS}	V _{BUS} overvoltage falling hysteresis	V _{BUS} falling, converter stops switching		750		mV
MOSFETS						
R _{DSON_Q1}	Top reverse blocking MOSFET on- resistance between VBUS and PMID (Q1)	V _{REGN} = 5V		40	65	mΩ
R _{DSON_Q2}	High-side switching MOSFET on- resistance between PMID and SW (Q2)	V _{REGN} = 5V		50	82	mΩ
R _{DSON_Q3}	Low-side switching MOSFET on- resistance between SW and GND (Q3)	V _{REGN} = 5V		45	72	mΩ
BATTERY CHARG	ER					

Copyright © 2024 Texas Instruments Incorporated

8

Product Folder Links: BQ25303J



8.5 Electrical Characteristics (続き)

 V_{VBUS_UVLOZ} < V_{VBUS_OVP} and V_{VBUS} > V_{BAT} + V_{SLEEP} , L=2.2 μ H, TJ = -40 $^{\circ}$ C to +125 $^{\circ}$ C, and TJ = 25 $^{\circ}$ C for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		VSET pin floating, TJ = -40°C to +85°C	4.08	4.100	4.120	V
V	Channa valtana na mulatian	Connect VSET pin to 51kΩ resistor, TJ = -40°C to +85°C	4.328	4.350	4.371	V
V _{BATREG}	Charge voltage regulation	Connect VSET pin to 10kΩ resistor, TJ = -40°C to +85°C	4.378	4.400	4.422	V
		VSET pin is grounded, TJ = -40°C to +85°C	4.179	4.200	4.221	V
		ICHG set at 1.72A with R _{ICHG} = 23.2kΩ	1.55	1.72	1.89	Α
I _{CHG}	Charge current regulation	ICHG set at 1.0A with R _{ICHG} = 40.2kΩ	0.90	1.00	1.10	Α
		ICHG set at 0.5A with R _{ICHG} = 78.7kΩ	0.40	0.50	0.60	Α
		ICHG = 1.72A, 10% of ICHG, R_{ICHG} = 23.2k Ω	138	172	206	mA
I _{TERM}	Termination current regulation	ICHG = 1.0A, 10% of ICHG, R_{ICHG} = 40.2k Ω	70	100	130	mA
		ICHG = 0.5A, ITERM = 63mA, R_{ICHG} = 78.7k Ω	33	63	93	mA
		ICHG = 1.72A, 10% of ICHG, R _{ICHG} = 23.2kΩ	115	172	225	mA
I _{PRECHG}	Precharge current	ICHG = 1.0A, 10% of ICHG, R_{ICHG} = 40.2k Ω	50	100	150	mA
		ICHG = 0.5A, R _{ICHG} = 78.7kΩ	28	63	98	mA
V _{BAT_SHORT_RISE}	V _{BAT} short rising threshold	Short to precharge	2.05	2.20	2.35	V
V _{BAT_SHORT_FALL}	V _{BAT} short falling threshold	Precharge to short	1.85	2.00	2.15	V
I _{BAT_SHORT}	Battery short current	V _{BAT} < V _{BAT_SHORT_FALL} ,	25	35	46	mA
V _{BAT_LOWV_RISE}	Rising threshold	Precharge to fast charge	2.90	3.00	3.10	V
V _{BAT_LOWV_FALL}	Falling threshold	Fast charge to precharge	2.60	2.70	2.80	V
V _{RECHG_HYS}	Recharge hysteresis below V _{BATREG}	V _{BAT} falling	110	160	216	mV
INPUT VOLTAGE	CURRENT REGULATION					
V _{INDPM_MIN}	Minimum input voltage regulation	V _{BAT} = 3.5V, measured at PMID pin	4	4.07	4.2	V
V _{INDPM}	Input voltage regulation	V _{BAT} = 4V, measured at PMID pin, V _{INDPM} = 1.044*VBAT+ 0.125V	4.15	4.28	4.41	V
I _{INDPM_3A}	Input current regulation	V _{BUS} = 5V	3.00	3.35	3.70	Α
BATTERY OVER-	VOLTAGE PROTECTION					
V _{BAT_OVP_RISE}	Battery overvoltage rising threshold	V _{BAT} rising, as percentage of V _{BATREG}	101.9	103.5	105.0	%
V _{BAT_OVP_FALL}	Battery overvoltage falling threshold	V _{BAT} falling, as percentage of V _{BATREG}	100.0	101.6	103.1	%
CONVERTER PRO	OTECTION					
V _{BTST_REFRESH}	Bootstrap refresh comparator threshold	$(V_{BTST}$ - $V_{SW})$ when LSFET refresh pulse is requested, V_{BUS} = 5V	2.7	3	3.3	V
I _{HSFET_OCP}	HSFET cycle by cycle over current limit threshold		5.2	6.2	6.7	Α
STAT INDICATION	ı .					
I _{STAT_SINK}	STAT pin sink current		6			mA
F _{BLINK2}	STAT pin blink frequency			1		Hz
F _{BLINK_DUTY}	STAT pin blink duty cycle		-	50		%
	LATION AND THERMAL SHUTDOWN	1				
T _{REG}	Junction temperature regulation accuracy		111	120	133	°C
	L	<u> </u>				



8.5 Electrical Characteristics (続き)

 $V_{VBUS_UVLOZ} < V_{VBUS_OVP} \text{ and } V_{VBUS} > V_{BAT} + V_{SLEEP}, L = 2.2 \mu H, TJ = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ and } TJ = 25 ^{\circ}\text{C for typical values (unless otherwise noted)}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
T _{SHUT}	Thermal Shutdown Rising threshold	Temperature increasing		150		°C
	Thermal Shutdown Falling threshold	Temperature decreasing		125		°C
BUCK MODE OP	ERATION					
F _{SW}	PWM switching frequency	SW node frequency	1.02	1.20	1.38	MHz
D _{MAX}	Maximum PWM Duty Cycle			97.0		%
REGN LDO			1			
V _{REGN_UVLO}	REGN UVLO	V _{VBUS} rising			3.85	V
V _{REGN}	REGN LDO output voltage	V _{VBUS} = 5V, I _{REGN} = 0 to 16mA	4.20		5.0	V
V _{REGN}	REGN LDO output voltage	V _{VBUS} = 12V, I _{REGN} = 16mA	4.50		5.40	V
ICHG SETTING						
V _{ICHG}	ICHG pin regulated voltage		993	998	1003	mV
R _{ICHG_SHORT_FALL}	Resistance to disable charge		1.00			kΩ
R _{ICHG_OPEN_RISE}	Resistance to disable charge				565	kΩ
R _{ICHG}	Programmable resistance at ICHG	V _{BUS} = 5V, resistance decrease	11.70		250	kΩ
R _{ICHG_HIGH}	ICHG setting resistor threshold to clamp precharge and termination current to 63mA	R _{ICHG} > R _{ICHG_HIGH}	60.0	65.0	70.0	kΩ
JEITA THERMIST	TOR COMPARATORS					
V _{T1} %	T1 (0°C) threshold, charge suspended if thermistor temperature is below T1	V_{TS} rising, charger suspends charge. As Percentage to V_{REGN}	72.68	73.5	74.35	%
V _{T1} %	V _{TS} falling	As Percentage to V _{REGN}	70.68	71.5	72.33	%
V _{T2} %	T2 (10°C) threshold, charge current is reduced to 20% of ICHG	V _{TS} rising. As Percentage to V _{REGN}	67.7	68.5	69.5	%
V _{T2} %	V _{TS} falling	As Percentage to V _{REGN}	66.5	67.3	68.2	%
V _{T3} %	T3 (45°C) threshold, charge at 50% of ICHG and VREG = 4.1V above this temperature	V_{TS} falling. As Percentage to V_{REGN}	46.35	47.25	48.15	%
V _{T3} %	V _{TS} Rising	As Percentage to V _{REGN}	47.35	48.25	49.15	%
V _{T5} %	T5 (60°C) threshold, charge suspended above this temperature.	V _{TS} falling. As Percentage to V _{REGN}	36.95	37.75	38.55	%
V _{T5} %	V _{TS} Rising	As Percentage to V _{REGN}	37.95	38.75	39.55	%
COLD/HOT THEF	RMISTOR COMPARATOR		1			
LOGIC I/O PIN C	HARACTERESTICS (POL, EN)					
V _{ILO}	Input low threshold	Falling			0.40	V
	Input high threshold	Rising	1.3			V
V_{IH}	input night till eshold	rtising	1.0		1	

8.6 Timing Requirements

0.0 19	requirements								
	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT			
VBUS/BAT POWER UP									
t _{CHG_ON_EN}	Delay from enable at /EN pin to charger power on	/EN pin voltage rising		245		ms			
t _{CHG_ON_VBUS}	Delay from VBUS to charge start	/EN pin is grounded, batttery present		275		ms			
BATTERY CHARGER									
t _{SAFETY_FAST}	Charge safety timer	Fast charge safety timer 20 hours	15.0	20.0	24.0	hr			

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

10

Product Folder Links: BQ25303J



JAJSKR2 – FEBRUARY 2021



8.6 Timing Requirements (続き)


P	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t _{SAFETY_PRE} Charg	e safety timer	Precharge safety timer	1.5	2.0	2.5	hr

11

Product Folder Links: BQ25303J



8.7 Typical Characteristics





9 Detailed Description

9.1 Overview


The BQ25303J is a highly integrated standalone switch-mode battery charger for single cell Li-lon and Lipolymer batteries with charge voltage and charge current programmable by an external resistor. It includes an input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and bootstrap diode for the high-side gate drive as well as current sensing circuitry.

Product Folder Links: BQ25303J

13



9.2 Functional Block Diagram





9.3 Feature Description

9.3.1 Device Power Up

The $\overline{\mathsf{EN}}$ pin enable or disable the device. When the device is disabled, the device draws minimum current from VBUS pin. The device can be powered up from either VBUS or by enabling the device from $\overline{\mathsf{EN}}$ pin.

9.3.1.1 Power-On-Reset (POR)

The $\overline{\text{EN}}$ pin can enable or disable the device. When the device is disabled, the device is in disable mode and it draws minimum current at VBUS. When the device is enabled, if VBUS rises above V_{VBUS_UVLOZ} , the device powers part of internal bias and comparators and starts Power on Reset (POR).

9.3.1.2 REGN Regulator Power Up

The internal bias circuits are powered from the input source. The REGN supplies internal bias circuits as well as the HSFET and LSFET gate drive. The REGN also provides voltage rail to STAT LED indication. The REGN is enabled when all the below conditions are valid:

- Chip is enabled by EN pin
- V_{VBUS} above V_{VBUS} UVLOZ
- V_{VBUS} above V_{BAT} + V_{SLEEPZ}
- After sleep comparator deglitch time, VSET detection time, and REGN delay time

REGN remains on at fault conditions. REGN is powered by VBUS only and REGN is off when VBUS power is removed.

9.3.1.3 Charger Power Up

Following REGN power-up, if there is no fault conditions, the charger powers up with soft start. If there is any fault, the charger will remain off until fault is clear. Any of the fault conditions below gates charger power-up:

- V_{VBUS} > V_{VBUS} OVP
- Thermistor cold/hot fault on TS pin
- V_{BAT} > V_{BAT OVP}
- Safety timer fault
- ICHG pin is open or short to GND
- Die temperature is above TSHUT

9.3.1.4 Charger Enable and Disable by EN Pin

With POL pin floating, the charger can be enabled with \overline{EN} pin pulled low (or floating) or disabled by \overline{EN} pin pulled high. The charger is in disable mode when disabled.

9.3.1.5 Device Unplugged from Input Source

When V_{BUS} is removed from an adaptor, the device stays in HiZ mode and the leakage current from the battery to BAT pin and SW pin is less than $I_{Q-BAT-HIZ}$.

9.3.2 Battery Charging Management

The BQ25303J charges 1-cell Li-lon battery with up to 3.0-A charge current from 4.1-V to 17-V input with JEITA battery temperature monitoring. A new charge cycle starts when the charger power-up conditions are met. The charge voltage is set by external resistor connected at VSET pin and charge current are set by external resistors at ICHG pin. The charger terminates the charging cycle when the charging current is below termination threshold I_{TERM} and charge voltage is above recharge threshold(V_{BATREG} - $V_{\text{RECHG_HYS}}$), and device is not in IINDPM or thermal regulation. When a fully charged battery's voltage is discharged below recharge threshold, the device automatically starts a new charging cycle with safety timer reset. To initiate a recharge cycle, the conditions of charger power-up must be met. The STAT pin output indicates the charging status of charging (LOW), charging complete or charge disabled (HIGH) or charging faults (BLINKING).

Copyright © 2024 Texas Instruments Incorporated


資料に関するフィードバック(ご意見やお問い合わせ)を送信

15

9.3.2.1 Battery Charging Profile

The device charges the battery in four phases: battery short, preconditioning, constant current, constant voltage. The device charges battery based on charge voltage set by VSET pin and charge current set by ICHG pin as well as actual battery voltage. The battery charging profile is shown in \boxtimes 9-1. The battery short current is provided by internal linear regulator.

MODE	BATTERY VOLTAGE V _{BAT}	CHARGE CURRENT	TYPICAL VALUE
Battery Short	V _{BAT} < V _{BAT_SHORT}	I _{BAT_SHORT}	35 mA
Precharge	V _{BAT_SHORT} < V _{BAT} < V _{BAT_LOWV}	I _{PRECHG}	10% of I _{CHG} (I _{PRE} > 63mA)
Fast Charge	V _{BAT_LOWV} < V _{BAT}	I _{CHG}	Set by ICHG resistor



☑ 9-1. Battery Charging Profile

9.3.2.2 Precharge

The device charges the battery at 10% of set fast charge current in precharge mode. When $R_{ICHG} > R_{ICHG_HIGH}$, the precharge current is clamped at 63mA.

9.3.2.3 Charging Termination

The device terminates a charge cycle when the battery voltage is above recharge threshold and the charge current is below termination current. After a charging cycle is completed, the converter stops swicthing, charge is terminated and the system load is powered from battery. Termination is temporarily disabled when the charger device is in input current regulation or thermal regulation mode and the charging safety timer is counted at half the clock rate. The charge termination current is 10% of set fast charge current if $R_{ICHG} < R_{ICHG_HIGH}$. The termination current is clamped at 63mA if $R_{ICHG} > R_{ICHG_HIGH}$.

9.3.2.4 Battery Recharge

A charge cycle is completed when battery is fully charged with charge terminated. If the battery voltage decreases below the recharge threshold (V_{BATREG} - V_{RECHG_HYS}), the charger is enabled with safety timer reset and enabled.

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2024 Te

9.3.2.5 Charging Safety Timer

The device has built-in safety timer to prevent extended charging cycle due to abnormal battery conditions. The safety timer is 20 hours when the battery voltage is above V_{BAT_LOWV} threshold and 2 hours below V_{BAT_LOWV} threshold. When the safety timer expires, charge is suspended until the safety timer is reset. Safety timer is reset and charge starts under one of the following conditions:

- Battery voltage falls below recharge threshold
- · VBUS voltage is recycled
- EN pin is toggled
- Battery voltage transits across V_{BAT_SHORT} threshold
- Battery voltage transits across V_{BAT} LOWV threshold

If the safety timer expires and the battery voltage is above recharge threshold, the charger is suspended and the STAT pin is open. If the safety timer expires and the battery voltage is below the recharge threshold, the charger is suspended and the STAT pin blinks to indicate a fault. The safety timer fault is cleared with safety timer reset.

During input current regulation, thermal regulation, JEITA COOL and JEITA WARM, the safety timer counts at half the original clock frequency and the safety timer is doubled. During TS fault, V_{BUS_OVP} , V_{BAT_OVP} , ICHG pin open and short, and IC thermal shutdown faults, the safety timer is suspended. Once the fault(s) is clear, the safety timer resumes to count.


9.3.2.6 Thermistor Temperature Monitoring

The charger device provides a single thermistor input TS pin for battery temperature monitor. To improve the safety of charging Li-ion batteries, JEITA guideline was released on April 20, 2007. The guideline emphasized the importance of avoiding a high charge current and high charge voltage at certain low and high temperature ranges. To initiate a charge cycle, the voltage on TS pin must be within the $V_{T1}\%$ to $V_{T5}\%$ thresholds. If TS voltage is out of T1-T5 temperature range, the charger stops charging and waits until the battery temperature is within the T1 to T5 range.

At cool temperature (T1-T2), the charge current is reduced to 20% of the set fast charge if $R_{ICHG} < R_{ICHG_HIGH}$. If $R_{ICHG} > R_{ICHG_HIGH}$, the charge current is reduced to 50% of fast charge current in cool charge. At normal temperature (T2 - T3), the charger charges battery as fast charge and the fast charge current is set by a resister at ICHG pin. At warm temperature (T3 -T5), the charge voltage is reduced to 4.1 V and 50% of fast charge current. If the charge voltage is set below 4.1V, the charge voltage will remain unchanged during warm charge.

RT1 and RT2 programs temperatures from T1 to T5. In the equations, $R_{NTC,T1}$ is NTC thermistor resistance value at temperature T1 and $R_{NTC,T5}$ is NTC thermistor resistance values at temperature T5. Select 0°C to 60°C for battery charge temperature range, then NTC thermistor 103AT-2 thermistor resistance is $R_{NTC,T1}$ = 27.28 k Ω (at 0°C) and $R_{NTC,T5}$ = 3.02 k Ω (at 60°C), from the \pm 1 and \pm 2, RT1 and RT2 are derived as:

- RT1 = $4.32 \text{ k}\Omega$
- RT1 = 21 k Ω



☑ 9-2. Battery Temperature Sensing Circuit



$$RT2 = \frac{R_{NTC,T1} \times R_{NTC,T5} \times \left(\frac{1}{V_{T5}\%} - \frac{1}{V_{T1}\%}\right)}{R_{NTC,T1} \times \left(\frac{1}{V_{T1}\%} - 1\right) - R_{NTC,T5} \times \left(\frac{1}{V_{T5}\%} - 1\right)}$$
(1)

$$RT1 = \frac{\frac{1}{V_{T1}\%} - 1}{\frac{1}{R_{T2}} + \frac{1}{R_{NTC,T1}}}$$
 (2)

(3) (4)




図 9-3. JEITA Profile

Battery Thermistor Temperature (°C)

10 15 20 25 30 35 40 45 50 55 60

9.3.3 Charging Status Indicator (STAT)

0

5

The device indicates charging state on the open drain STAT pin. The STAT pin can drive a LED that is pulled up to REGN rail through a current limit resistor.

表 9-2. STAT Pin State

CHARGING STATE	STAT INDICATOR
Charging in progress (including recharge)	LOW
Charging complete	HIGH
HiZ mode, sleep mode, charge disable	HIGH
Safety timer expiration with battery voltage above recharge threshold	HIGH



表 9-2. STAT Pin State (続き)

	2 0 21 0 17 11 11 Otato (194C)							
	CHARGING STATE	STAT INDICATOR						
Cha	arge faults:							
1.	VBUS input over voltage							
2.	TS cold/hot faults							
3.	Battery over voltage	BLINKING at 1 Hz						
4.	IC thermal shutdown	with 50% duty cycle						
5.	Safety timer expiration with battery voltage below recharge threshold							
6.	ICHG pin open or short							

9.3.4 Protections

9.3.4.1 Voltage and Current Monitoring

The device closely monitors the input voltage and input current for safe operation.

9.3.4.1.1 Input Over-Voltage Protection

This device integrates the functionality of an input over-voltage protection (OVP). The input OVP threshold is $V_{VBUS_OVP_RISE}$. During an input over-voltage event, the converter stops switching and safety timer stops counting as well. The converter resumes switching and the safety timer resumes counting once the VBUS voltage drops back below ($V_{VBUS_OVP_RISE}$ - $V_{VBUS_OVP_HYS}$). The REGN LDO remains on during an input over-voltage event. The STAT pin blinks during an input OVP event.

9.3.4.1.2 Input Voltage Dynamic Power Management (VINDPM)

When the input current of the device exceeds the current capability of the power supply, the charger device regulates PMID voltage by reducing charge current to avoid crashing the input power supply. VINDPM dynamically tracks the battery voltage. The actual VINDPM is the higher of V_{INDPM_MIN} and (1.044*VBAT + 125mV).

9.3.4.1.3 Input Current Limit

The device has built-in input current limit. When the input current is over the threshold I_{INDPM}, the converter duty cycle is reduced to reduce input current.

9.3.4.1.4 Cycle-by-Cycle Current Limit

High-side (HS) FET current is cycle-by-cycle limited. Once the HSFET peak current hits the limit I_{HSFET_OCP}, the HSFET shuts down until the current is reduced below a threshold.

9.3.4.2 Thermal Regulation and Thermal Shutdown

The device monitors the junction temperature T_J to avoid overheating the chip and limit the device surface temperature. When the internal junction temperature exceeds thermal regulation limit T_{REG} , the device lowers down the charge current. During thermal regulation, the average charging current is usually below the programmed battery charging current. Therefore, termination is disabled and the safety timer runs at half the clock rate.

Additionally, the device has thermal shutdown built in to turn off the charger when device junction temperature exceeds T_{SHUT} rising threshold. The charger is reenabled when the junction temperature is below T_{SHUT} falling threshold. During thermal shutdown, the safety timer stops counting and it resumes when the temperature drops below the threshold.

9.3.4.3 Battery Protection

9.3.4.3.1 Battery Over-Voltage Protection (V_{BAT OVP})

The battery voltage is clamped at above the battery regulation voltage. When the battery voltage is over $V_{BAT_OVP_RISE}$, the converter stops switching until the battery voltage is below the falling threshold. During a battery over-voltage event, the safety timer stops counting and STAT pin reports the fault and it resumes once

Product Folder Links: BQ25303J

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

19



the battery voltage falls below the falling threshold. A 7-mA pull-down current is on the BAT pin once BAT_OVP is triggered. BAT_OVP may be triggered in charging mode, termination mode, and fault mode.

9.3.4.3.2 Battery Short Circuit Protection

When the battery voltage falls below the V_{BAT_SHORT} threshold, the charge current is reduced to I_{BAT_SHORT} .

9.3.4.4 ICHG Pin Open and Short Protection

To protect against ICHG pin is short or open, the charger immediately shuts off once ICHG pin is open or short to GND and STAT pin blinks to report the fault. At powerup, if ICHG pin is detected open or short to GND, the charge will not power up until the fault is clear.

9.4 Device Functional Modes

9.4.1 Disable Mode, HiZ Mode, Sleep Mode, Charge Mode, Termination Mode, and Fault Mode

The device operates in different modes depending on VBUS voltage, battery voltage, and $\overline{\text{EN}}$ pin, POL pin, and ICHG pin connection. The functional modes are listed in the following table.

表 9-3. Device Functional Modes

MODE	CONDITIONS	REGN LDO	CHARGE ENABLED	STAT PIN
Disable Mode	Device is disabled, POL floating or pulled high, and EN pulled high	OFF	NO	OPEN
Disable Mode	Device is disabled, POL pulled low, EN pulled low or floating	OFF	NO	OPEN
HiZ Mode	Device is enabled and V _{VBUS} < V _{VBUS_UVLOZ}	OFF	NO	OPEN
Sleep Mode	Device is enabled and $V_{VBUS} > V_{VBUS_UVLOZ}$ and $V_{VBUS} < V_{BAT} + V_{SLEEPZ}$	OFF	NO	OPEN
Charge Mode	Device is enabled, V _{VBUS} > V _{VBUS_LOWV} and V _{VBUS} > V _{BAT} + V _{SLEEPZ} , no faults, charge is not terminated	ON	YES	SHORT to GND
Charge Termination Mode	V _{VBUS} > V _{VBUS} _{LOWV} and V _{VBUS} > V _{BAT} + V _{SLEEPZ} and device is enabled, no faults, charge is terminated	ON	NO	OPEN
Fault Mode	V _{BUS_OVP} , TS cold/hot, V _{BAT_OVP} , IC thermal shutdown, safety timer fault, ICHG pin open or short	ON	NO	BLINKING

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated



10 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。また、お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

10.1 Application Information

A typical application consists of a single cell battery charger for Li-lon, Li-polymer batteries used in a wide range of portable devices and accessories. It integrates an input reverse-block FET (RBFET, Q1), high-side switching FET (HSFET, Q2), and low-side switching FET (LSFET, Q3). The Buck converter output is connected to the battery directly to charge the battery and power system loads. The device also integrates a bootstrap diode for high-side gate drive.

10.2 Typical Applications

The typical applications in this section include a standalone charger without power path, and a standalone charger with external power path.

21

Product Folder Links: BQ25303J



10.2.1 Typical Application

The typical application in this section includes a standalone charger without power path.




図 10-1. Typical Application Diagram

10.2.1.1 Design Requirements

表 10-1. Design Requirements

PARAMETER	VALUE
Input Voltage	4.1V to 17V
Input Current	3.0A
Fast Charge Current	3.0A
Battery Regulation Voltage	4.1V/4.2V/4.35V/4.4V

*資料に関するフィードバック (ご意見やお問い合わせ) を送信*Product Folder Links: *BQ25303J*

10.2.1.2 Detailed Design Procedure

10.2.1.2.1 Charge Voltage Settings

Battery charge voltage is set by a resistor connected at the VSET pin. When the REGN LDO startup conditions are met, and before the REGN LDO powers up, the internal VSET detection circuit is enabled to detect VSET pin resistance and set battery charge voltage accordingly. The VSET detection circuit is disabled after detection is complete and changing resistance values on the fly does not change the battery charge voltage. VSET detection is reenabled once the REGN LDO is recycled.

10.2.1.2.2 Charge Current Setting

The charger current is set by the resistor value at the ICHG pin according to the equation below:

$$I_{CHG}(A) = K_{ICHG}(A \cdot \Omega) / R_{ICHG}(\Omega)$$

 K_{ICHG} is a coefficient that is listed in Electrical Characteristics table and R_{ICHG} is the resistor value from ICHG pin to GND. K_{ICHG} is typically 40,000 (A· Ω) and it is slightly shifted up at lower charge current setting. The K_{ICHG} vs. ICHG typical characteresitc curve is shown in \boxtimes 8-5.

10.2.1.2.3 Inductor Selection

The 1.2-MHz switching frequency allows the use of small inductor and capacitor values. Inductance value is selected based on maximum input voltage V_{VBUS_MAX} in applications. 1- μ H inductor is recommended if $V_{VBUS_MAX} < 6.2V$ and 2.2- μ H inductor is recommended if $V_{VBUS_MAX} > 6.2V$. An inductor saturation current I_{SAT} should be higher than the charging curren I_{CHG} plus half the ripple current I_{RIPPLE} :

$$I_{SAT} \ge I_{CHG} + (1/2) I_{RIPPLE} \tag{5}$$

The inductor ripple current I_{RIPPLE} depends on the input voltage (V_{VBUS}), the duty cycle (D = V_{BAT}/V_{VBUS}), the switching frequency (f_S) and the inductance (L).

$$I_{RIPPLE} = \frac{V_{IN} \times D \times (1 - D)}{fs \times L}$$
(6)

The maximum inductor ripple current occurs when the duty cycle (D) is 0.5 or approximately 0.5.

10.2.1.2.4 Input Capacitor

Design input capacitance to provide enough ripple current rating to absorb the input switching ripple current. Worst case RMS ripple current is half of the charging current when the duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current I_{Cin} occurs where the duty cycle is closest to 50% and can be estimated using \pm 7.

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)}$$
(7)

A low ESR ceramic capacitor such as X7R or X5R is preferred for the input decoupling capacitor and should be placed as close as possible to the drain of the high-side MOSFET and source of the low-side MOSFET. The voltage rating of the capacitor must be higher than the normal input voltage level. A rating of 25-V or higher capacitor is preferred for 15-V input voltage.

10.2.1.2.5 Output Capacitor

Ensure that the output capacitance has enough ripple current rating to absorb the output switching ripple current. The equation below shows the output capacitor RMS current I_{COUT} calculation.

$$I_{COUT} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE}$$
(8)


The output capacitor voltage ripple can be calculated as follows:




$$\Delta V_{O} = \frac{V_{OUT}}{8LCfs^{2}} \left(1 - \frac{V_{OUT}}{V_{IN}} \right)$$
(9)

At certain input and output voltage and switching frequency, the voltage ripple can be reduced by increasing the output filter LC.

10.2.1.3 Application Curves







25



10.2.2 Typical Application with External Power Path

In the case where a system needs to be immediately powered up from VBUS when the battery is overdischarged or dead, the application circuit shown in 🗵 10-7 can be used to provide a power path from VBUS/PMID to VSYS. PFET Q4 is an external PFET that turns on to supply VSYS from the battery when VBUS is removed; PFET Q4 turns off when VBUS is plugged in and VSYS is supplied from VBUS/PMID.




図 10-7. Typical Application Diagram with Power Path

10.2.2.1 Design Requirements

For design requirements, see セクション 10.2.1.1.

10.2.2.2 Detailed Design Procedure

For detailed design procedure, see セクション 10.2.1.2.

10.2.2.3 Application Curves

For application curves, see セクション 10.2.1.3.

Copyright © 2024 Texas Instruments Incorporated







11 Power Supply Recommendations

In order to provide an output voltage on the BAT pin, the device requires a power supply between 4.1 V and 17 V Li-lon battery with positive terminal connected to BAT. The source current rating needs to be at least 3 A in order for the buck converter to provide maximum output power to BAT or the system connected to BAT pin.

27

English Data Sheet: SLUSDT8

Product Folder Links: BQ25303J



12 Layout

12.1 Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high frequency current path loop (see 🗵 12-1) is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Follow this specific order carefully to achieve the proper layout.

- Place input capacitor as close as possible to PMID pin and use shortest thick copper trace to connect input capacitor to PMID pin and GND plane.
- It is critical that the exposed thermal pad on the backside of the device be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers. Connect the GND pins to thermal pad on the top layer.
- Put output capacitor near to the inductor output terminal and the charger device. Ground connections need to be tied to the IC ground with a short copper trace or GND plane
- Place inductor input terminal to SW pin as close as possible and limit SW node copper area to lower electrical and magnetic field radiation. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other trace or plane.
- Route analog ground separately from power ground if possible. Connect analog ground and power ground together using thermal pad as the single ground connection point under the charger device. It is acceptable to connect all grounds to a single ground plane if multiple ground planes are not available.
- Decoupling capacitors should be placed next to the device pins and make trace connection as short as possible.
- For high input voltage and high charge current applications, sufficient copper area on GND should be budgeted to dissipate heat from power losses.
- Ensure that the number and sizes of vias allow enough copper for a given current path




図 12-1. High Frequency Current Path

12.2 Layout Example

The device pinout and component count are optimized for a 2 layer PCB design. The 2-layer PCB layout example is shown in \boxtimes 12-2.

Copyright © 2024 Texas Instruments Incorporated






図 12-2. Layout Example

29



13 Device and Documentation Support

13.1 Device Support

13.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

13.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

13.3 サポート・リソース

TI E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

13.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

13.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

13.6 用語集

TI 用語集 この用語集には、用語や略語の一覧および定義が記載されています。

資料に関するフィードバック(ご意見やお問い合わせ)を送信 Copyri





14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

31

Product Folder Links: BQ25303J

www.ti.com 7-Apr-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
BQ25303JRTER	ACTIVE	WQFN	RTE	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BQ303J	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

3 x 3, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated