

## AWR2944P/AWR2E44P シングルチップ 76~81GHz FMCW レーダーセンサ

### 1 特長

- FMCW トランシーバ
  - PLL、トランスミッタ、レシーバ、ベースバンド、ADC を内蔵
  - 76GHz~81GHz に対応し、5GHz の帯域幅を確保
  - 4 つの受信チャンネルと 4 つの送信チャンネル
    - AWR2944P: アンテナへの PCB インターフェイス
    - AWR2E44P: アンテナに対するローンチ オンパッケージ (LOP) インターフェイス
  - 送信位相シフタ
  - フラクショナル N PLL を使用した超高精度のチャープ エンジン
  - TX 出力
    - AWR2944P: 14dBm
    - AWR2E44P: 13.5dBm
  - RX ノイズ指数
    - AWR2944P: 10.5 dB
    - AWR2E44P: 11 dB
  - 1MHz での位相ノイズ
    - VCO1: -96dBc/Hz (76~77GHz)
    - VCO2: -95dBc/Hz (76~81GHz)
- 処理部品
  - 400MHz で動作する Arm® Cortex-R5F® コア (ロック ステップ動作をサポート)
  - 450MHz で動作する、テキサス・インスツルメンツのデジタル信号プロセッサ C66x
  - FFT、対数振幅、メモリ圧縮などの動作向け、テキサス・インスツルメンツのレーダー ハードウェア アクセラレータ (HWA2.0)
  - データ移動用の複数の EDMA インスタンス
  - Arm®Cortex-M4 を使用した、プログラマブルな組み込みハードウェア セキュリティ モジュール (HSM)
  - DSS (DSP サブシステム) 用の 2 番目の Arm® Cortex M4 コアで、HWA2.1 の制御および構成
- 機能安全準拠製品向け
  - 機能安全アプリケーション向けに開発
  - ISO 26262 機能安全システム設計を支援するドキュメントを準備中
  - ASIL B までを対象とするハードウェア インテグリティ
- ユーザー アプリケーションで利用可能なその他のインターフェイス
  - デバイスバリエーションに基づいて最大 9 つの ADC チャンネル
    - 2 つの SPI
    - 4 つの UART
    - I<sup>2</sup>C
    - GPIO
    - 3 つの EPWM
  - 未加工 ADC データおよびデバッグ計測機器向け 4 レーン Aurora LVDS インターフェイス
  - CSI2 Rx でキャプチャされたデータの再生が可能
- オンチップ RAM
  - 4MB のオンチップ RAM
  - DSP、MCU、共有 L3 でメモリ空間を分割
- ホスト インターフェイス
  - 2 個の CAN-FD
  - 10/100/1000Mbps イーサネット
- シリアル フラッシュ メモリ インターフェイスをサポート (QSPI フラッシュ メモリからのユーザー アプリケーションのロード)
- デバイスのセキュリティ (一部の型番のみ)
  - セキュア認証および暗号化ブートのサポート
  - 顧客がプログラム可能なルート キー、対称キー (256 ビット)、非対称キー (RSA-4K または ECC-512 まで)、キー失効機能付き
  - 暗号化ハードウェア アクセラレータ: ECC 付き PKA、AES (最大 256 ビット)、SHA (最大 512 ビット)、TRNG/DRBG、および SM2、SM3、SM4 (中国語暗号化アルゴリズム)
- 内蔵ファームウェア (ROM) およびプロセスと温度全体のセルフ キャリブレーション システム
- AEC-Q100 対応予定
- 高度な機能
  - 外部プロセッサの関与を必要としない自己監視機能を内蔵
  - 干渉検出機能を内蔵
- パワー マネージメント
  - オンダイ LDO ネットワークにより PSRR の向上を実現
  - LVCMOS IO は 3.3V、1.8V のデュアル電圧に対応
- クロック ソース
  - 50/40MHz の水晶振動子と内部発振器
  - 50 / 40MHz の外部発振器をサポート
  - 50/40MHz の外部駆動クロック (方形波 / 正弦波) をサポート
  - 50MHz クロックを使用する場合、イーサネット PHY 用の外部水晶発振器を不要にするための 25MHz 外部クロック。
- 最適なパワー マネージメント ソリューション



- 推奨される LP87745-Q1 パワー マネージメント IC (PMIC)
  - デバイスの電源要件を満たすように特別に設計されたコンパニオン PMIC
  - さまざまな使用事例をサポートするためのフレキシブルなマッピングと工場出荷時にプログラムされた構成
- 0.65mm ピッチの FCCSP パッケージを使用した、低コストのハードウェア設計
  - AWR2944P: 12mm × 12mm
  - AWR2E44P: 13.5mm × 12mm
- 車載接合部温度の動作範囲 -40°C ~ 140°C をサポート

## 2 アプリケーション

- コーナー レーダー
- 前方および後方カメラ
- 車線変更支援
- 死角検出
- 自動緊急ブレーキ
- アダプティブ クルーズ コントロール
- クロストラフィック アラート




図 2-1. 車載アプリケーション用の自律レーダー センサ

## 3 概要

AWR2944P/AWR2E44P は [AWR2944](#) 製品ラインアップの高性能版で、強化された RF とコンピューティング性能で NCAP と自動運転の要件を満たします。AWR2944P/AWR2E44P は、シングル チップのミリ波センサでもあり、76 ~ 81GHz 帯で動作する FMCW トランシーバ、レーダー データ処理素子、および車内ネットワーク用のペリフェラルで構成されています。AWR2944P/AWR2E44P は、テキサス・インスツルメンツ独自の製造条件による低消費電力 45nm RFCMOS プロセスで製造され、強化された RF およびコンピューティング性能により、小さいフォーム ファクタと最小限の部品点数で、かつてないレベルの統合を実現しています。AWR2944P/AWR2E44P は、低消費電力で自己監視機能を備えた超高精度の車載用レーダー システムに最適なソリューションです。

AWR2E44P のバリエントは、革新的なローンチ オン パッケージ (LOP) アンテナ機能を提供し、パッケージにアンテナを容易に直接接続できるようにします。LOP テクノロジーを使用すると、PCB の穴を経由して AWR2E44P チップの底面から発する信号をアンテナに損失なく送信することが可能です。チップとアンテナは PCB に直接半田付けされているため、高価な高周波材料の代わりに、低コストの PCB 材料を使用できます。

テキサス・インスツルメンツの低消費電力 45nm RFCMOS プロセスにより、PLL、VCO、ミキサ、ベースバンド ADC を内蔵し、4 個の TX、4 個の RX を備えたシステムのモノリシック実装が可能になります。DSP サブシステム (DSS) には、テキサス・インスツルメンツのレーダー信号処理用高性能 C66x DSP が組み込まれています。このデバイスは、レーダー フロントエンドの構成、制御、較正を行う、無線プロセッサ サブシステムも備えています。メイン サブシステム (MSS) 内には、ユーザーによるプログラムが可能な Arm Cortex-R5F プロセッサが実装されており、カスタム制御アプリケーションや車載用インターフェイス アプリケーションに使用できます。ハードウェア アクセラレータ ブロック (HWA 2.1) は、FFT、CFAR (Constant False Alarm Rate、一定誤警報率)、スケーリング、圧縮などの一般的なレーダー処理を負荷分担して、DSS と MSS を補完します。これにより DSS と MSS の MIPS が軽減され、カスタム アプリケーションや高度なアルゴリズムのためにリソースが使えるようになります。

ハードウェア セキュリティ モジュール (HSM) もこのデバイスに用意されています (セキュア部品バリエントのみで使用可能)。HSM は、プログラム可能な Arm Cortex-M4 コアと、デバイス内でセキュアな動作ゾーンを実現するために必要なインフラで構成されます。

プログラミング モデルを変更するだけで、さまざまなセンサ (短距離、中距離、長距離) を実装でき、マルチモード センサの実装においては動的再構成にも対応します。

また、AWR2944P/AWR2E44P は、テキサス・インスツルメンツのハードウェアおよびソフトウェアのリファレンス デザイン、ソフトウェアドライバ、構成例、API ガイド、ユーザー マニュアルを含む完全なプラットフォーム ソリューションとして提供しています。


### 製品情報

部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)	バリエント
XA2944PBGALT	ALT (FCCSP, 266)	12 mm × 12 mm	AWR2944P
XA2944PBDALT	ALT (FCCSP, 266)	12 mm × 12 mm	AWR2944P
XA2E44PBGAMX	AMX (FCCSP, 278)	13.5 mm × 12mm	AWR2E44P
XA2E44PBDAMX	AMX (FCCSP, 278)	13.5 mm × 12mm	AWR2E44P

(1) 詳細については、「[メカニカル、パッケージ、および注文情報](#)」を参照してください。

### 3.1 機能ブロック図

図 8-1 は、デバイスの機能ブロック図です。



A. この機能は、セクション 3「製品情報」表の「デバイス タイプ」識別子で示されているように、一部の部品バリエーションでのみ使用できます。

図 3-1. 機能ブロック図

ADVANCE INFORMATION

## Table of Contents

<b>1 特長</b> .....	1	7.11 Input Clocks and Oscillators.....	46
<b>2 アプリケーション</b> .....	2	7.12 Peripheral Information.....	47
<b>3 概要</b> .....	2	7.13 Emulation and Debug.....	69
3.1 機能ブロック図.....	4	<b>8 Detailed Description</b> .....	72
<b>4 Device Comparison</b> .....	6	8.1 Overview.....	72
<b>5 Related Products</b> .....	8	8.2 Functional Block Diagram.....	72
<b>6 Pin Configurations and Functions</b> .....	9	8.3 Subsystems.....	73
6.1 Pin Diagram - AWR2944P.....	9	8.4 Other Subsystems.....	77
6.2 Pin Diagram - AWR2E44P.....	10	<b>9 Monitoring and Diagnostics</b> .....	79
6.3 Pin Attributes.....	11	9.1 Monitoring and Diagnostic Mechanisms.....	79
6.4 Signal Descriptions - Digital.....	24	<b>10 Applications, Implementation, and Layout</b> .....	82
6.5 Signal Descriptions - Analog.....	33	10.1 Application Information.....	82
<b>7 Specifications</b> .....	37	10.2 Short, Medium, and Long Range Radar.....	82
7.1 Absolute Maximum Ratings.....	37	10.3 Reference Schematic.....	82
7.2 ESD Ratings.....	37	<b>11 Device and Documentation Support</b> .....	83
7.3 Power-On Hours (POH) .....	38	11.1 Device Support.....	83
7.4 Recommended Operating Conditions.....	38	11.2 Device Nomenclature.....	83
7.5 VPP Specifications for One-Time Programmable (OTP) eFuses.....	39	11.3 Tools and Software.....	84
7.6 Power Supply Specifications.....	40	11.4 Documentation support.....	84
7.7 Power Consumption Summary.....	41	11.5 サポート・リソース.....	84
7.8 RF Specifications.....	42	11.6 Trademarks.....	84
7.9 Thermal Resistance Characteristics .....	44	11.7 静電気放電に関する注意事項.....	85
7.10 Power Supply Sequencing and Reset Timing.....	45	11.8 用語集.....	85
		<b>12 Revision History</b> .....	85

## 4 Device Comparison

表 4-1. Device Features Comparison

FUNCTION	AWR2944P	AWR2E44P	AWR2544	AWR2944	AWR1843
Launch on Package (LOP) Antenna	—	Yes	Yes	—	—
Number of receivers	4	4	4	4	4
Number of transmitters	4	4	4	4	3 <sup>(1)</sup>
On-chip memory	4.5MB	4.5MB	2MB	4MB	2MB
Max I/F (Intermediate Frequency) (MHz)	20	20	20	15	10
Max real/complex 2x sampling rate (MSPS)	45 <sup>(2)</sup>	45 <sup>(2)</sup>	45 <sup>(2)</sup>	37.5 <sup>(2)</sup>	25
Max complex 1x sampling rate (MSPS)	— <sup>(2)</sup>	— <sup>(2)</sup>	— <sup>(2)</sup>	— <sup>(2)</sup>	12.5
<b>Safety and Security</b>					
Device Security <sup>(3)</sup>	Yes	Yes	Yes	Yes	Yes
AEC-Q100 Qualified	Planned	Planned	Planned	Yes	Yes
<b>Processor</b>					
MCU (RxF)	Yes <sup>(4)</sup>	Yes <sup>(4)</sup>	Yes <sup>(4)</sup>	Yes <sup>(4)</sup>	Yes
DSP (C6xx)	Yes <sup>(5)</sup>	Yes <sup>(5)</sup>	—	Yes <sup>(5)</sup>	Yes
Hardware accelerator <sup>(7)</sup>	HWA2.1 <sup>(6)</sup>	HWA2.1 <sup>(6)</sup>	HWA1.5	HWA2.1	HWA1.0
Hardware Security Module (HSM) <sup>(8) (9)</sup>	Yes	Yes	Yes	Yes	—
Security Accelerators <sup>(8)</sup>	Yes	Yes	Yes	Yes	Yes
<b>Peripherals</b>					
Serial Peripheral Interface (SPI) ports	2	2	1	2	2
Quad Serial Peripheral Interface (QSPI)	Yes	Yes	Yes	Yes	Yes
LVDS/Debug	Yes	Yes	Yes	Yes	Yes
Aurora LVDS	Yes	Yes	—	Yes	—
Ethernet Interface	Yes	Yes	Yes	Yes	—
Reference Clock for Ethernet	Yes	Yes	Yes	—	—
Inter-Integrated Circuit (I <sup>2</sup> C) interface	1	1	1	1	1
CAN FD	2	2	—	2	1
Trace	Yes	Yes	Yes	Yes	Yes
ePWM	Yes	Yes	Yes	Yes	Yes
DMM Interface	Yes	Yes	—	Yes	Yes
GPADC	Yes <sup>(10)</sup>	Yes <sup>(10)</sup>	Yes <sup>(10)</sup>	Yes <sup>(10)</sup>	Yes
CSI2 TX	—	—	Yes	—	—
CSI2 RX	Yes	Yes	—	Yes	—
JTAG	Yes	Yes	Yes	Yes	Yes
Per chirp configurable Tx phase shifter	Yes	Yes	Yes	Yes	Yes

ADVANCE INFORMATION

**表 4-1. Device Features Comparison (続き)**

FUNCTION		AWR2944P	AWR2E44P	AWR2544	AWR2944	AWR1843
Product status <sup>(11)</sup>	PRODUCT PREVIEW (PP), ADVANCE INFORMATION (AI), or PRODUCTION DATA (PD)	PP	PP	PP	PD	PD

- (1) 3 Tx Simultaneous operation in AWR1843 is supported only with 1V LDO bypass and PA LDO disable mode. In this mode 1V supply needs to be fed on the VOUT PA pin. Please refer to the respective datasheets for more information.
- (2) Supports a real only receiver
- (3) Device security features including Secure Boot and Customer Programmable Keys are applicable to select part number variants as indicated by the Device Type identifier in the [セクション 3](#), Device Information table.
- (4) Main-Subsystem Processing core is changed from Arm CR4F in AWR1843 to Arm CR5F.
- (5) The DSP processing core is upgraded from C67x in AWR1843 to C66x.
- (6) User programmable using Arm@Cortex-M4 for the DSP.
- (7) The hardware accelerator is upgraded to HWA2.1 with additional features as compared to AWR1843.
- (8) Only applicable for Secure Part Variant
- (9) User Programmable Arm@Cortex-M4
- (10) Has a dedicated GPADC for external voltage monitoring
- (11) PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

## 5 Related Products

For information about other devices in this family of products or related products see the links that follow.

**mmWave Sensors** TI's mmWave sensors rapidly and accurately sense range, angle and velocity with less power using the smallest footprint mmWave sensor portfolio for automotive applications.


**Automotive mmWave Sensors** TI's automotive mmWave sensor portfolio offers high-performance radar front end to ultra-high resolution, small and low-power single-chip radar solutions. TI's scalable sensor portfolio enables design and development of ADAS system solution for every performance, application and sensor configuration ranging from comfort functions to safety functions in all vehicles.



## 6 Pin Configurations and Functions

### 6.1 Pin Diagram - AWR2944P

Figure 6-1 shows the pin locations for the AWR2944P 12mm x 12mm FCCSP non-LOP package




ADVANCE INFORMATION

Figure 6-1. Pin Diagram - AWR2944P

## 6.2 Pin Diagram - AWR2E44P

6-2 shows the pin locations for the AWR2E44P 13.5mm x 12mm FCCSP LOP package.

**ADVANCE INFORMATION**



Not to scale

6-2. Pin Diagram - AWR2E44P

### 6.3 Pin Attributes

BALL NUMBER 1		BALL NAME 2	SIGNAL NAME 3	MODE 4,	TYPE 5	BALL RESET STATE 6	PULL UP/DOWN TYPE 7	
AWR2944P	AWR2E44P							AWR2944P
V16	T16	PAD_AA	MSS_MIBSPIB_CS1	MSS_GPIO_12	0	IO	Output Disabled	Pull Down
				MSS_MIBSPIA_HOSTIRQ	1	O		
				ADC_VALID	2	O		
				MSS_MIBSPIB_CS1	6	IO		
B15	C17	PAD_AB	MSS_EPWMB0	MSS_GPIO_13	0	IO	Output Disabled	Pull Down
				MSS_GPIO_0	1	IO		
				PMIC_CLKOUT	2	O		
				MSS_EPWM_TZ2	3	I		
				MSS_EPWMA1	10	O		
MSS_EPWMB0	11	O						
A16	A10	PAD_AC	MSS_GPIO_1	MSS_GPIO_16	0	IO	Output Disabled	Pull Down
				MSS_GPIO_1	1	IO		
				SYNC_OUT	2	O		
				MSS_EPWM_TZ1	3	I		
				BSS_UARTA_TX	7	O		
				READY_INT	8	O		
				LVDS_VALID	9	O		
				DMM_MUX_IN	12	I		
				MSS_MIBSPIB_CS1	13	IO		
				MSS_MIBSPIB_CS2	14	IO		
MSS_EPWMA_SYNCI	15	I						
V12	T13	PAD_AH	MSS_MIBSPIB_MOSI	MSS_GPIO_21	0	IO	Output Disabled	Pull Up
				MSS_MIBSPIB_MOSI	1	IO		
				MSS_I2C_SDA	2	IO		
				MSS_EPWMA0	3	O		
				MSS_MCANB_RX	7	I		
U13	T15	PAD_AI	MSS_MIBSPIB_MISO	MSS_GPIO_22	0	IO	Output Disabled	Pull Up
				MSS_MIBSPIB_MISO	1	IO		
				MSS_I2C_SCL	2	IO		
				MSS_EPWMB0	3	O		
				DSS_UARTA_TX	6	IO		
				MSS_MCANB_TX	7	O		

ADVANCE INFORMATION

BALL NUMBER 1		BALL NAME 2	SIGNAL NAME 3	MODE 4,	TYPE 5	BALL RESET STATE 6	PULL UP/DOWN TYPE 7	AWR2944P
AWR2944P	AWR2E44P							
T13	T14	PAD_AJ	MSS_MIBSPIB_CLK	MSS_GPIO_5	0	IO	Output Disabled	Pull Up
				MSS_MIBSPIB_CLK	1	IO		
				MSS_UARTA_RX	2	IO		
				MSS_EPWMC0	3	O		
				MSS_UARTB_TX	6	IO		
				BSS_UARTA_TX	7	O		
				MSS_MCANA_RX	8	I		
U14	U15	PAD_AK	MSS_MIBSPIB_CS0	MSS_GPIO_4	0	IO	Output Disabled	Pull Up
				MSS_MIBSPIB_CS0	1	IO		
				MSS_UARTA_TX	2	IO		
				MSS_UARTB_TX	6	IO		
				BSS_UARTA_TX	7	O		
				MSS_MCANA_TX	9	O		
U11	P2	PAD_AL	MSS_QSPI_0	MSS_GPIO_8	0	IO	Output Disabled	Pull Down
				MSS_QSPI_0	1	IO		
				MSS_MIBSPIB_MISO	2	IO		
V11	N2	PAD_AM	MSS_QSPI_1	MSS_GPIO_9	0	IO	Output Disabled	Pull Down
				MSS_QSPI_1	1	I		
				MSS_MIBSPIB_MOSI	2	IO		
				MSS_MIBSPIB_CS2	8	IO		
T11	P1	PAD_AN	MSS_QSPI_2	MSS_GPIO_10	0	IO	Output Disabled	Pull Up
				MSS_QSPI_2	1	I		
				ADC_VALID	2	O		
				MSS_MCANA_TX	8	O		
R12	R1	PAD_AO	MSS_QSPI_3	MSS_GPIO_11	0	IO	Output Disabled	Pull Up
				MSS_QSPI_3	1	I		
				ADC_VALID	2	O		
				MSS_MCANA_RX	8	I		
R10	R2	PAD_AP	MSS_QSPI_CLK	MSS_GPIO_7	0	IO	Output Disabled	Pull Down
				MSS_QSPI_CLK	1	IO		
				MSS_MIBSPIB_CLK	2	IO		
				DSS_UARTA_TX	6	IO		
U12	T1	PAD_AQ	MSS_QSPI_CS	MSS_GPIO_6	0	IO	Output Disabled	Pull Up
				MSS_QSPI_CS	1	O		
				MSS_MIBSPIB_CS0	2	IO		
B12	A6	B12	PAD_AS	WARM_RESET	WARM_RESET	0	IO	HiZ Input (Open drain)
C11	B6	PAD_AT	NERROR_OUT	NERROR_OUT	0	O	HiZ (Open drain)	

BALL NUMBER 1		BALL NAME 2	SIGNAL NAME 3	MODE 4,	TYPE 5	BALL RESET STATE 6	PULL UP/DOWN TYPE 7	AWR2944P
AWR2944P	AWR2E44P							AWR2944P
C12	B8	PAD_AU	TCK	MSS_GPIO_17	0	IO	Output Disabled	Pull Down
				TCK	1	I		
				MSS_UARTB_TX	2	IO		
				BSS_UARTA_RX	6	I		
				MSS_MCANA_TX	8	O		
C14	B10	PAD_AV	TMS	MSS_GPIO_18	0	IO	Output Disabled	Pull Up
				TMS	1	IO		
				BSS_UARTA_TX	2	O		
				MSS_MCANA_RX	6	I		
D13	B9	PAD_AW	TDI	MSS_GPIO_23	0	IO	Output Disabled	Pull Up
				TDI	1	I		
				MSS_UARTA_RX	2	IO		
				DSS_UARTA_RX	7	IO		
D15	B11	PAD_AX	TDO	SOP[0]	During Power-up	I	Output Enabled	
				MSS_GPIO_24	0	IO		
				TDO	1	O		
				MSS_UARTA_TX	2	IO		
				MSS_UARTB_TX	6	IO		
				BSS_UARTA_TX	7	O		
				NDMM_EN	9	O		
R15	R19	PAD_AY	MCU_CLKOUT	MSS_GPIO_25	0	IO	Output Disabled	Pull Down
				MCU_CLKOUT	1	O		
				TRACE_CLK	2	O		
				FRAME_START	7	O		
				READY_INT	8	O		
				LVDS_VALID	9	O		
				BSS_UARTA_RX	10	I		
				MSS_EPWMA0	12	O		
				DMM_CLK	14	I		
				OBS_CLKOUT	15	O		

BALL NUMBER 1		BALL NAME 2	SIGNAL NAME 3	MODE 4,	TYPE 5	BALL RESET STATE 6	PULL UP/DOWN TYPE 7	AWR2944P
AWR2944P	AWR2E44P							
G15	C20	PAD_AZ	MSS_GPIO_2	MSS_GPIO_26	0	IO	Output Disabled	Pull Down
				MSS_GPIO_2	1	IO		
				MSS_UARTB_TX	7	IO		
				MSS_GPIO_2		IO		
				SYNC_OUT	9	O		
				PMIC_CLKOUT	10	O		
				CHIRP_START	11	O		
				CHIRP_END	12	O		
				FRAME_START	13	O		
				MSS_EPWM_TZ0	14	I		
				LVDS_VALID	15	O		
T17	N19	PAD_BA	PMIC_CLKOUT	SOP[2]	During Power-up	I	Output Disabled	No Pull
				MSS_GPIO_27	0	IO		
				PMIC_CLKOUT	1	O		
				OBS_CLKOUT	2	O		
				TRACE_CTL	3	O		
				CHIRP_START	6	O		
				CHIRP_END	7	O		
				FRAME_START	8	O		
				READY_INT	9	O		
				LVDS_VALID	10	O		
				MSS_EPWMA1	11	O		
				MSS_EPWMB0	12	O		
				DMM_SYNC	13	I		
				R17	P19	PAD_BB		
SYNC_IN	1	I						
ADC_VALID	2	O						
MSS_UARTB_RX	6	IO						
DMM_MUX_IN	7	I						
DSS_UARTA_RX	8	IO						
SYNC_OUT	9	O						

BALL NUMBER 1		BALL NAME 2	SIGNAL NAME 3	MODE 4,	TYPE 5	BALL RESET STATE 6	PULL UP/DOWN TYPE 7	AWR2944P
AWR2944P	AWR2E44P							
R14	T17	PAD_BC	MSS_GPIO_29	SOP[1]	During Power-up	I	Output Disabled	Pull Up
				MSS_GPIO_29	0	IO		
				SYNC_OUT	1	O		
				RCOSC_CLK	2	O		
				READY_INT	6	O		
				LVDS_VALID	7	O		
				DMM_MUX_IN	9	I		
				MSS_MIBSPIB_CS1	10	IO		
				MSS_MIBSPIB_CS2	11	IO		
				MSS_EPWMB0	12	O		
				MSS_EPWMB1	13	O		
F16	B19	PAD_BD	MSS_RS232_RX	MSS_GPIO_15	0	IO	Output Disabled	Pull Up
				MSS_RS232_RX	1	IO		
				MSS_UARTA_RX	2	IO		
				TRACE_CLK	3	O		
				BSS_UARTA_TX	6	O		
				MSS_UARTB_RX	7	IO		
				MSS_MCANA_RX	8	I		
				MSS_I2C_SCL	9	IO		
				MSS_EPWMB0	10	O		
				MSS_EPWMB1	11	O		
				MSS_EPWMC0	12	O		

BALL NUMBER 1		BALL NAME 2	SIGNAL NAME 3	MODE 4,	TYPE 5	BALL RESET STATE 6	PULL UP/DOWN TYPE 7	AWR2944P
AWR2944P	AWR2E44P							
E17	A19	PAD_BE	MSS_RS232_TX	MSS_GPIO_14	0	IO	Output Enabled	Pull Up
				MSS_RS232_TX	1	IO		
				TRACE_CTL	2	O		
				MSS_UARTA_TX	5	IO		
				MSS_UARTB_TX	6	IO		
				BSS_UARTA_TX	7	O		
				READY_INT	8	O		
				LVDS_VALID	9	O		
				MSS_MCANA_TX	10	O		
				MSS_I2C_SDA	11	IO		
				MSS_EPWMA0	12	O		
				MSS_EPWMA1	13	O		
				NDMM_EN	14	O		
				MSS_EPWMB0	15	O		
				U17	T19	PAD_BF		
MSS_GPIO_31	1	IO						
DMM0	2	I						
MSS_UARTA_TX	4	IO						
MSS_GPIO_31	6	IO						
MSS_I2C_SDA	10	IO						
P17	P20	PAD_BG	MSS_I2C_SCL	TRACE_DATA_1	0	O	Output Disabled	Pull Down
				MSS_GPIO_30	1	IO		
				DMM1	2	I		
				MSS_EPWMC_SYNCI	3	I		
				MSS_UARTA_RX	4	IO		
				MSS_GPIO_0	6	IO		
				MSS_I2C_SCL	10	IO		
T18	M20	PAD_BH	MSS_GPIO_8	TRACE_DATA_2	0	O	Output Disabled	Pull Down
				MSS_GPIO_29	1	IO		
				DMM2	2	I		
				MSS_EPWMB_SYNCI	3	I		
				MSS_GPIO_1	6	IO		
				MSS_GPIO_8	7	IO		



BALL NUMBER 1		BALL NAME 2	SIGNAL NAME 3	MODE 4,	TYPE 5	BALL RESET STATE 6	PULL UP/DOWN TYPE 7	
AWR2944P	AWR2E44P							AWR2944P
N15	N20	PAD_BI	MSS_GPIO_9	TRACE_DATA_3	0	O	Output Disabled	Pull Down
				MSS_GPIO_28	1	IO		
				DMM3	2	I		
				MSS_EPWMC_SYNCO	4	O		
				MSS_GPIO_2	6	IO		
				MSS_GPIO_9	7	IO		
P16	L19	PAD_BJ	MSS_GPIO_3	TRACE_DATA_4	0	O	Output Disabled	Pull Down
				MSS_GPIO_3	1	IO		
				DMM4	2	I		
				MSS_EPWMB_SYNCO	4	O		
				MSS_GPIO_27	6	IO		
L15	M19	PAD_BK	MSS_GPIO_4	TRACE_DATA_5	0	O	Output Disabled	Pull Down
				MSS_GPIO_4	1	IO		
				DMM5	2	I		
				MSS_EPWM_TZ2	4	I		
				MSS_UARTB_TX	5	IO		
				MSS_GPIO_26	6	IO		
M16	J19	PAD_BL	BSS_UARTA_TX	TRACE_DATA_6	0	O	Output Disabled	Pull Down
				MSS_GPIO_5	1	IO		
				DMM6	2	I		
				MSS_EPWM_TZ1	4	I		
				BSS_UARTA_TX	5	IO		
				MSS_GPIO_25	6	IO		
				MSS_GPIO_10	7	IO		
J15	K19	PAD_BM	MSS_GPIO_11	TRACE_DATA_7	0	O	Output Disabled	Pull Down
				MSS_GPIO_6	1	IO		
				DMM7	2	I		
				MSS_EPWM_TZ0	4	I		
				DSS_UARTA_TX	5	IO		
				MSS_GPIO_24	6	IO		
				MSS_GPIO_11	7	IO		

ADVANCE INFORMATION

BALL NUMBER 1		BALL NAME 2	SIGNAL NAME 3	MODE 4,	TYPE 5	BALL RESET STATE 6	PULL UP/DOWN TYPE 7	AWR2944P
AWR2944P	AWR2E44P							
D17	C18	PAD_BN	MSS_MCANA_TX	TRACE_DATA_8	0	O	Output Disabled	Pull Down
				MSS_GPIO_7	1	IO		
				DMM8	2	I		
				MSS_MCANA_TX	4	O		
				MSS_EPWMA_SYNCI	5	I		
				MSS_GPIO_23	6	IO		
D16	B18	PAD_BO	MSS_MCANA_RX	TRACE_DATA_9	0	O	Output Disabled	Pull Down
				MSS_GPIO_8	1	IO		
				DMM9	2	I		
				MSS_MCANA_RX	4	I		
				MSS_EPWMA_SYNCO	5	O		
				MSS_GPIO_22	6	IO		
E15	A18	PAD_BP	MSS_EPWMA0	TRACE_DATA_10	0	O	Output Disabled	Pull Down
				MSS_GPIO_9	1	IO		
				DMM10	2	I		
				MSS_EPWMA0	3	O		
				MSS_EPWMC0	4	O		
				MSS_GPIO_21	6	IO		
C18	—	PAD_BQ	MSS_EPWMA1	TRACE_DATA_11	0	O	Output Disabled	Pull Down
				MSS_GPIO_10	1	IO		
				DMM11	2	I		
				MSS_EPWMA1	3	O		
				MSS_EPWMC1	4	O		
				MSS_GPIO_20	6	IO—		
B17	A15	PAD_BR	MSS_MCANB_TX	TRACE_DATA_12	0	O	Output Disabled	Pull Down
				MSS_GPIO_11	1	IO		
				DMM12	2	I		
				MSS_EPWMB0	3	O		
				MSS_EPWMA0	4	O		
				MSS_MCANB_TX	5	O		
				MSS_GPIO_19	6	IO		

ADVANCE INFORMATION

BALL NUMBER 1		BALL NAME 2	SIGNAL NAME 3	MODE 4,	TYPE 5	BALL RESET STATE 6	PULL UP/DOWN TYPE 7	
AWR2944P	AWR2E44P							AWR2944P
A17	A17	PAD_BS	MSS_MCANB_RX	TRACE_DATA_13	0	O	Output Disabled	Pull Down
				MSS_GPIO_12	1	IO		
				DMM13	2	I		
				MSS_EPWMB1	3	O		
				MSS_EPWMA1	4	O		
				MSS_MCANB_RX	5	I		
				MSS_GPIO_18	6	IO		
C17	—	PAD_BT	MSS_EPWMB0	TRACE_DATA_14	0	O	Output Disabled	Pull Down
				MSS_GPIO_13	1	IO		
				DMM14	2	I		
				MSS_EPWMC0	3	O		
				MSS_EPWMB0	4	O		
				MSS_GPIO_17	6	IO		
U8	—	PAD_BX	MSS_GPIO_17	MSS_GPIO_17	0	IO	Output Disabled	Pull Down
				MSS_MII_COL	1	I		
				MSS_RMII_REFCLK	2	IO		
				MSS_EPWMA1	6	O		
R8	—	PAD_BY	MSS_I2CA_SDA	MSS_GPIO_18	0	IO	Output Disabled	HiZ (Open drain)
				MSS_MII_CRS	1	I		
				MSS_RMII_CRS_DV	2	I		
				MSS_I2CA_SDA	3	IO		
				MSS_EPWMB1	6	O		
U9	U3	PAD_BZ	MSS_I2CA_SCL	MSS_GPIO_19	0	IO	Output Disabled	HiZ (Open drain)
				MSS_RMII_RXER	2	I		
				MSS_I2C_SCL	3	IO		
				MSS_EPWMC1	6	O		
R6	U9	PAD_CA	MSS_RGMII_TCTL	MSS_GPIO_20	0	IO	Output Disabled	Pull Down
				MSS_RMII_TXEN	2	O		
				MSS_RGMII_TCTL	3	O		
				MSS_EPWMA0	6	O		

BALL NUMBER 1		BALL NAME 2	SIGNAL NAME 3	MODE 4,	TYPE 5	BALL RESET STATE 6	PULL UP/DOWN TYPE 7	AWR2944P
AWR2944P	AWR2E44P							
T7	T7	PAD_CB	MSS_RGMII_RCTL	MSS_GPIO_21	0	IO	Output Disabled	
				MSS_RGMII_RCTL	3	I		
				MSS_RMII_CRS_DV	4	I		
				MSS_UARTB_RX	5	IO		
				MSS_EPWMB0	6	O		
U4	T12	PAD_CC	MSS_RGMII_TD3	MSS_GPIO_22	0	IO	Output Disabled	Pull Down
				MSS_RGMII_TD3	3	O		
				MSS_UARTB_TX	5	IO		
				MSS_EPWMC0	6	O		
U6	R12	PAD_CD	MSS_RGMII_TD2	MSS_GPIO_23	0	IO	Output Disabled	Pull Down
				MSS_RGMII_TD2	3	O		
U5	U10	PAD_CE	MSS_RGMII_TD1	MSS_GPIO_24	0	IO	Output Disabled	Pull Down
				MSS_RMII_TXD1	2	O		
				MSS_RGMII_TD1	3	O		
U7	U7	PAD_CF	MSS_RGMII_TD0	MSS_GPIO_25	0	IO	Output Disabled	Pull Down
				MSS_RMII_TXD0	2	O		
				MSS_RGMII_TD0	3	O		
V3	T6	PAD_CG	MSS_RGMII_TCLK	MSS_GPIO_26	0	IO	Output Disabled	Pull Down
				MSS_RGMII_TCLK	3	O		
T9	T5	PAD_CH	MSS_RGMII_RCLK	MSS_GPIO_27	0	IO	Output Disabled	Pull Down
				MSS_RGMII_RCLK	3	I		
				MSS_RMII_REFCLK	4	IO		
U10	U5	PAD_CI	MSS_RGMII_RD3	MSS_GPIO_28	0	IO	Output Disabled	
				MSS_RGMII_RD3	3	I		
V5	T4	PAD_CJ	MSS_RGMII_RD2	MSS_GPIO_29	0	IO	Output Disabled	
				MSS_RGMII_RD2	3	I		
V4	U4	PAD_CK	MSS_RGMII_RD1	MSS_GPIO_30	0	IO	Output Disabled	
				MSS_RMII_RXD1	2	I		
				MSS_RGMII_RD1	3	I		
V6	T3	PAD_CL	MSS_RGMII_RD0	MSS_GPIO_31	0	IO	Output Disabled	
				MSS_RMII_RXD0	2	I		
				MSS_RGMII_RD0	3	I		
T5	T2	PAD_CM	MSS_MDIO_DATA	MSS_GPIO_30	0	IO	Output Disabled	Pull Up
				MSS_MDIO_DATA	1	IO		
R4	U2	PAD_CN	MSS_MDIO_CLK	MSS_GPIO_31	0	IO	Output Disabled	Pull Up
				MSS_MDIO_CLK	1	O		
U15	U17	PAD_CO	MSS_MIBSPIA_MOSI	MSS_GPIO_0	0	IO	Output Disabled	Pull Up
				MSS_MIBSPIA_MOSI	5	IO		

ADVANCE INFORMATION

BALL NUMBER 1		BALL NAME 2	SIGNAL NAME 3	MODE 4,	TYPE 5	BALL RESET STATE 6	PULL UP/DOWN TYPE 7	AWR2944P
AWR2944P	AWR2E44P							AWR2944P
U16	R18	PAD_CP	MSS_MIBSPIA_MISO	MSS_GPIO_1	0	IO	Output Disabled	Pull Up
				MSS_MIBSPIA_MISO	5	IO		
T16	T18	PAD_CQ	MSS_MIBSPIA_CLK	MSS_GPIO_2	0	IO	Output Disabled	Pull Up
				MSS_MIBSPIA_CLK	5	IO		
T15	U18	PAD_CR	MSS_MIBSPIA_CS0	MSS_GPIO_3	0	IO	Output Disabled	Pull Up
				MSS_MIBSPIA_CS0	5	IO		
V17	—	PAD_CS	MSS_MIBSPIA_HOSTIRQ	MSS_GPIO_4	0	IO	Output Disabled	Pull Down
				MSS_GPIO_2	2	IO		
				MSS_GPIO_8	3	IO		
				MSS_MIBSPIA_HOSTIRQ	5	O		
				MSS_MIBSPIB_CS2	6	IO		
				MSS_GPIO_2	7	IO		
				MSS_GPIO_8	10	IO		
B16	A16	PAD_DA	MSS_UARTA_RX	MSS_GPIO_12	0	IO	Output Disabled	Pull Up
				MSS_CPTS0_TS_SYNC	1	O		
				MSS_GPIO_8	3	IO		
				MSS_UARTB_TX	4	IO		
				MSS_UARTA_RX	5	IO		
				DSS_UARTA_TX	6	IO		
C16	B17	PAD_DB	MSS_UARTA_TX	SOP[4]	During Power-up	I	Output Disabled	
				MSS_GPIO_13	0	IO		
				MSS_CPTS0_HW2TSPUSH	1	I		
				MSS_GPIO_9	3	IO		
				MSS_UARTB_RX	4	IO		
				MSS_UARTA_TX	5	IO		
				DSS_UARTA_RX	6	IO		
A15	A9	PAD_DC	MSS_GPIO_14	MSS_GPIO_14	0	IO	Output Disabled	Pull Up
				MSS_CPTS0_HW1TSPUSH	1	I		
				MSS_GPIO_10	3	IO		
				DSS_UARTA_TX	4	IO		
				MSS_UARTA_RX	6	IO		

BALL NUMBER 1		BALL NAME 2	SIGNAL NAME 3	MODE 4,	TYPE 5	BALL RESET STATE 6	PULL UP/DOWN TYPE 7	AWR2944P
AWR2944P	AWR2E44P							
B14	A8	PAD_DD	MSS_GPIO_15	MSS_GPIO_15	0	IO	Output Disabled	Pull Up
				DSS_UARTA_RX	1	IO		
				MSS_GPIO_11	3	IO		
				MSS_UARTA_TX	6	IO		
A14	B7	PAD_DE	MSS_GPIO_0	SOP[3]	During Power-up	I	Output Disabled	
				MSS_GPIO_0	0	IO		
				DSS_UARTA_TX	1	IO		
				MSS_EPWMB_SYNCI	3	I		
				MSS_UARTA_TX	5	IO		
				MSS_UARTB_TX	6	IO		
				LVDS_VALID	8	O		
B13	A7	PAD_DF	XREF_CLK0	MSS_GPIO_1	0	IO	Output Disabled	Pull Down
				XREF_CLK0	1	I		
				MSS_GPIO_8	3	IO		
				MCU_CLKOUT	6	O		
				MSS_GPIO_30	12	IO		
D11	—	PAD_DG	XREF_CLK1	MSS_GPIO_2	0	IO	Output Disabled	Pull Down
				XREF_CLK1	1	I		
				MSS_GPIO_9	3	IO		
				PMIC_CLKOUT	7	O		
				MSS_GPIO_29	12	IO		

The following list describes the table column headers:

1. **BALL NUMBER:** Ball numbers on the bottom side associated with each signal on the bottom.
2. **BALL NAME:** Mechanical name from package device (name is taken based on an example implementation).
3. **SIGNAL NAME:** Names of signals multiplexed on each ball (also notice that the name of the ball is the signal name in muxmode 0).
4. **MODE:** Multiplexing mode number: value written to PinMux Cntl register to select specific Signal name for this Ball number. Mode column has bit range value.
5. **TYPE:** Signal type and direction:
  - I = Input
  - O = Output
  - IO = Input or Output
6. **BALL RESET STATE:** The state of the terminal at power-on reset
7. **PULL UP/DOWN TYPE:** indicates the presence of an internal pullup or pulldown resistor. Pullup and pulldown resistors can be enabled or disabled via software.
  - Pull Up: Internal pullup
  - Pull Down: Internal pulldown
  - HiZ
8. Pin Mux Control Value maps to lower 4 bits of register.

## 6.4 Signal Descriptions - Digital

注

All digital IO pins of the device (except NERROR\_OUT and WARM\_RESET) are non-failsafe; hence, care needs to be taken that they are not driven externally without the VIO supply being present to the device.

注

The GPIO state during the power supply ramp is not ensured. In case the GPIO is used in the application where the state of the GPIO is critical, even when NRESET is low, a tri-state buffer should be used to isolate the GPIO output from the radar device and a pull resistor used to define the required state in the application. The NRESET signal to the radar device could be used to control the output enable (OE) of the tri-state buffer.

注

ROM bootloader uses only B16 (MSS\_UARTA\_RX) and C16 (MSS\_UARTA\_TX) pins for flash programming. It is recommended to use these pins while building the module.

注

LVDS and Aurora interfaces are intended for debugging and development purposes, not for production use.

FUNCTION	SIGNAL NAME	PIN TYPE	DESCRIPTION	PIN NUMBER	
				AWR2944P	AWR2E44P
SPI Interface	MSS_MIBSPIA_CLK	IO	SPI Channel A - Clock	T16	T18
	MSS_MIBSPIA_MOSI	IO	SPI Channel A - Master Out Slave In	U15	U17
	MSS_MIBSPIA_MISO	IO	SPI Channel A - Master In Slave Out	U16	R18
	MSS_MIBSPIA_CS0	IO	SPI Channel A Chip Select	T15	U18
	MSS_MIBSPIA_HOSTIRQ	O	Out of Band Interrupt to an external host communicating over SPI	V16, V17	T16
	MSS_MIBSPIB_CLK	IO	SPI Channel B - Clock	T13, R10	T14, R2
	MSS_MIBSPIB_MOSI	IO	SPI Channel B - Master Out Slave In	V12, V11	T13, N2
	MSS_MIBSPIB_MISO	IO	SPI Channel B - Master In Slave Out	U13, U11	T15, P2
	MSS_MIBSPIB_CS0	IO	SPI Channel B Chip Select (Instance ID 0)	U14, U12	U15, T1
	MSS_MIBSPIB_CS1	IO	SPI Channel B Chip Select (Instance ID 1)	V16,A16,R14	T16, A10, T17
	MSS_MIBSPIB_CS2	IO	SPI Channel B Chip Select (Instance ID 2)	A16,V11,R14,V17	A10, N2, T17
CAN-FD	MSS_MCANA_RX	I	CAN-FD A (MCAN) Receive Signal	T13,R12,C14,F16,D16	T14, R1, B10, B19, B18
	MSS_MCANA_TX	O	CAN-FD A (MCAN) Transmit Signal	U14,T11,C12,E17,D17	U15, P1, B8, A19, C18
	MSS_MCANB_RX	I	CAN-FD B (MCAN) Receive Signal	V12,A17	T13, A17
	MSS_MCANB_TX	O	CAN-FD B (MCAN) Transmit Signal	U13,B17	T15, A15



FUNCTION	SIGNAL NAME	PIN TYPE	DESCRIPTION	PIN NUMBER	
				AWR2944P	AWR2E44P
UART (MSS)	MSS_UARTA_RX	IO	Main Subsystem - UART A Receive (For Flash programming)	T13,D13,F16,P17,B16,A15	T14, B9, B19, P20, A16, A9
	MSS_UARTA_TX	IO	Main Subsystem - UART A Transmit (For Flash programming)	U14,D15,E17,U17,C16,B14,A14	U15, B11, A19, T19, B17, A8, B7
	MSS_UARTB_TX	IO	Main Subsystem - UART B Receive	T13,U14,C12,D15,G15,E17,L15,U4,B16,A14	T14, U15, B8, B11, C20, A19, M19, T12, A16, B7
	MSS_UARTB_RX	IO	Main Subsystem - UART B Transmit	R17,F16,T7,C16	P19, B19, T7, B17
QSPI for Serial Flash	MSS_QSPI_0	IO	QSPI Data Line #0 (Used with Serial Data Flash)	U11	P2
	MSS_QSPI_1	I	QSPI Data Line #1 (Used with Serial Data Flash)	V11	N2
	MSS_QSPI_2	I	QSPI Data Line #2 (Used with Serial Data Flash)	T11	P1
	MSS_QSPI_3	I	QSPI Data Line #3 (Used with Serial Data Flash)	R12	R1
	MSS_QSPI_CLK	IO	QSPI clock (Used with Serial Data Flash)	R10	R2
	MSS_QSPI_CS	O	QSPI chip select (Used with Serial Data Flash)	U12	T1
I2C interface	MSS_I2C_SDA	IO	I2C Clock	V12,E17,U17,R8	T13, A19, T19,
	MSS_I2C_SCL	IO	I2C Data	U13,F16,P17,U9	T15, B19, P20, U3
RS232 UART	MSS_RS232_RX	IO	Debug UART (Operates as Bus Master) - Receive Signal	F16	B19
	MSS_RS232_TX	IO	Debug UART (Operates as Bus Master) - Transmit Signal	E17	A19

FUNCTION	SIGNAL NAME	PIN TYPE	DESCRIPTION	PIN NUMBER	
				AWR2944P	AWR2E44P
PWM Module	MSS_EPWMA0	O	PWM Module 1 - Output A0	V12,R15,E17,E15,B17,R6	T13, R19, A19, A18, A15, U9
	MSS_EPWMA1	O	PWM Module 1 - Output A1	B15,T17,E17,C18,A17,U8	C17, N19, A19, A17
	MSS_EPWMA_SYNC I	I	PWM Module 1 - Sync Input	A16,D17	A10, C18
	MSS_EPWMA_SYNC O	O	PWM Module 1 - Sync Output	D16	B18
	MSS_EPWMB0	O	PWM Module 2 - Output B0	B15,U13,T17,R14,F16,E17,B17,C17,T7	C17, T15, N19, T17, B19, A19, A15, T7
	MSS_EPWMB1	O	PWM Module 2 - Output B1	R14,F16,A17,R8	T17, B19, A17
	MSS_EPWMB_SYNC I	I	PWM Module 2 - Sync Input	T18,A14	M20, B7
	MSS_EPWMB_SYNC O	O	PWM Module 2 - Sync Output	P16	L19
	MSS_EPWMC0	O	PWM Module 3 - Output C0	T13,F16,E15,C17,U4	T14, B19, A18, T12
	MSS_EPWMC1	O	PWM Module 3 - Output C1	C18,U9	U3
	MSS_EPWMC_SYNC I	I	PWM Module 3 - Sync Input	P17	P20
	MSS_EPWMC_SYNC O	O	PWM Module 3 - Sync Output	N15	N20
	MSS_EPWM_TZ0	I	PWM module Trip Signal 0	G15,J15	C20, K19
	MSS_EPWM_TZ1	I	PWM module Trip Signal 1	A16,M16	A10, J19
	MSS_EPWM_TZ2	I	PWM module Trip Signal 2	B15,L15	C17, M19
RGMII/RMII/MII Ethernet	MSS_MII_COL	I	MSS Ethernet MII Collision Detect	U8	—
	MSS_MII_CRCS	I	MSS Ethernet MII Carrier Sense	R8	—
	MSS_MII_RXER	I	MSS Ethernet MII Receive Error	U9	—
	MSS_MII_TXEN	O	MSS Ethernet MII Transmit Enable	R6	—
	MSS_MII_RXDV	I	MSS Ethernet MII Receive Data Valid	T7	—
	MSS_MII_TXD3	O	MSS Ethernet MII Transmit Data 3	U4	—
	MSS_MII_TXD2	O	MSS Ethernet MII Transmit Data 2	U6	—
	MSS_MII_TXD1	O	MSS Ethernet MII Transmit Data 1	U5	—
	MSS_MII_TXD0	O	MSS Ethernet MII Transmit Data 0	U7	—
	MSS_MII_TXCLK	I	MSS Ethernet MII Transmit Clock	V3	—
	MSS_MII_RXCLK	I	MSS Ethernet MII Receive Clock	T9	—
	MSS_MII_RXD3	I	MSS Ethernet MII Receive Data 3	U10	—
	MSS_MII_RXD2	I	MSS Ethernet MII Receive Data 2	V5	—
	MSS_MII_RXD1	I	MSS Ethernet MII Receive Data 1	V4	—
	MSS_MII_RXD0	I	MSS Ethernet MII Receive Data 0	V6	—
MSS_RMII_REFCLK	IO	MSS Ethernet RMII Clock Input	U8,T9	T5	

FUNCTION	SIGNAL NAME	PIN TYPE	DESCRIPTION	PIN NUMBER	
				AWR2944P	AWR2E44P
RGMII/RMII/MII Ethernet	MSS_RMII_CRS_DV	I	MSS Ethernet RMII Carrier Sense/Receive Data Valid	R8,T7	T7
	MSS_RMII_RXER	I	MSS Ethernet RMII Receive Error	U9	U3
	MSS_RMII_TXEN	O	MSS Ethernet RMII Transmit Enable	R6	U9
	MSS_RMII_TXD1	O	MSS Ethernet RMII Transmit Data 1	U5	U10
	MSS_RMII_TXD0	O	MSS Ethernet RMII Transmit Data 0	U7	U7
	MSS_RMII_RXD1	I	MSS Ethernet MII Receive Data 1	V4	U4
	MSS_RMII_RXD0	I	MSS Ethernet MII Receive Data 0	V6	T3
	MSS_RGMII_TCTL	O	MSS Ethernet RGMII Transmit Control	R6	U9
	MSS_RGMII_RCTL	I	MSS Ethernet RGMII Receive Control	T7	T7
	MSS_RGMII_TD3	O	MSS Ethernet RGMII Transmit Data 3	U4	T12
	MSS_RGMII_TD2	O	MSS Ethernet RGMII Transmit Data 2	U6	R12
	MSS_RGMII_TD1	O	MSS Ethernet RGMII Transmit Data 1	U5	U10
	MSS_RGMII_TD0	O	MSS Ethernet RGMII Transmit Data 0	U7	U7
	MSS_RGMII_TCLK	O	MSS Ethernet RGMII Transmit Clock	V3	T6
	MSS_RGMII_RCLK	I	MSS Ethernet RGMII Receive Clock	T9	T5
	MSS_RGMII_RD3	I	MSS Ethernet RGMII Receive Data 3	U10	U5
	MSS_RGMII_RD2	I	MSS Ethernet RGMII Receive Data 2	V5	T4
	MSS_RGMII_RD1	I	MSS Ethernet RGMII Receive Data 1	V4	U4
	MSS_RGMII_RD0	I	MSS Ethernet RGMII Receive Data 0	V6	T3
	MSS_MDIO_DATA	IO	MSS Ethernet Manage Data Input/Output data	T5	T2
	MSS_MDIO_CLK	O	MSS Ethernet Manage Data Input/Output Clock	R4	U2
	MSS_CPTS0_TS_SYNC	O	Ethernet Timestamp SYNC output	B16	A16
	MSS_CPTS0_HW2TSPUSH	I	Ethernet hardware Timestamp Inputs Pins	C16	B17
	MSS_CPTS0_HW1TSPUSH	I		A15	A9

**ADVANCE INFORMATION**

FUNCTION	SIGNAL NAME	PIN TYPE	DESCRIPTION	PIN NUMBER	
				AWR2944P	AWR2E44P
Trace Signal	TRACE_DATA_0	O	Debug Trace Output - Data Line	U17	T19
	TRACE_DATA_1	O	Debug Trace Output - Data Line	P17	P20
	TRACE_DATA_2	O	Debug Trace Output - Data Line	T18	M20
	TRACE_DATA_3	O	Debug Trace Output - Data Line	N15	N20
	TRACE_DATA_4	O	Debug Trace Output - Data Line	P16	L19
	TRACE_DATA_5	O	Debug Trace Output - Data Line	L15	M19
	TRACE_DATA_6	O	Debug Trace Output - Data Line	M16	J19
	TRACE_DATA_7	O	Debug Trace Output - Data Line	J15	K19
	TRACE_DATA_8	O	Debug Trace Output - Data Line	D17	C18
	TRACE_DATA_9	O	Debug Trace Output - Data Line	D16	B18
	TRACE_DATA_10	O	Debug Trace Output - Data Line	E15	A18
	TRACE_DATA_11	O	Debug Trace Output - Data Line	C18	—
	TRACE_DATA_12	O	Debug Trace Output - Data Line	B17	A15
	TRACE_DATA_13	O	Debug Trace Output - Data Line	A17	A17
	TRACE_DATA_14	O	Debug Trace Output - Data Line	C17	—
		TRACE_CLK	O	Debug Trace Output - Clock	R15
	TRACE_CTL	O	Debug Trace Output - Control	T17	A19, N19

FUNCTION	SIGNAL NAME	PIN TYPE	DESCRIPTION	PIN NUMBER	
				AWR2944P	AWR2E44P
DMM Interface	DMM0	I	Debug Interface (Hardware In Loop) - Data Line	U17	T19
	DMM1	I	Debug Interface (Hardware In Loop) - Data Line	P17	P20
	DMM2	I	Debug Interface (Hardware In Loop) - Data Line	T18	M20
	DMM3	I	Debug Interface (Hardware In Loop) - Data Line	N15	N20
	DMM4	I	Debug Interface (Hardware In Loop) - Data Line	P16	L19
	DMM5	I	Debug Interface (Hardware In Loop) - Data Line	L15	M19
	DMM6	I	Debug Interface (Hardware In Loop) - Data Line	M16	J19
	DMM7	I	Debug Interface (Hardware In Loop) - Data Line	J15	K19
	DMM8	I	Debug Interface (Hardware In Loop) - Data Line	D17	C18
	DMM9	I	Debug Interface (Hardware In Loop) - Data Line	D16	B18
	DMM10	I	Debug Interface (Hardware In Loop) - Data Line	E15	A18
	DMM11	I	Debug Interface (Hardware In Loop) - Data Line	C18	—
	DMM12	I	Debug Interface (Hardware In Loop) - Data Line	B17	A15
	DMM13	I	Debug Interface (Hardware In Loop) - Data Line	C17	A17
	DMM_CLK	I	Debug Interface (Hardware In Loop) - Clock	R15	R19
	DMM_SYNC	I	Debug Interface (Hardware In Loop) - Sync	T17	N19
	DMM_MUX_IN	I	Debug Interface (Hardware In Loop) Mux Select between DMM1 and DMM2 (Two Instances)	A16,R17,R14	A10, P19, T17
NDMM_EN	O	Debug Interface (Hardware In Loop) Enable - Active Low Signal	D15,E17	B11, A19	

**ADVANCE INFORMATION**

FUNCTION	SIGNAL NAME	PIN TYPE	DESCRIPTION	PIN NUMBER	
				AWR2944P	AWR2E44P
General-purpose I/Os	MSS_GPIO_0	IO	General-purpose I/O	B15,P17,U15,A14	C17, P20, U17, B7
	MSS_GPIO_1	IO	General-purpose I/O	A16,T18,U16,B13	A10, M20, R18, A7
	MSS_GPIO_2	IO	General-purpose I/O	G15,N15,T16,V17,D11	C20, N20, T18
	MSS_GPIO_3	IO	General-purpose I/O	P16,T15	L19, U18
	MSS_GPIO_4	IO	General-purpose I/O	U14,L15,V17	U15, M19
	MSS_GPIO_5	IO	General-purpose I/O	T13,M16	T14, J19
	MSS_GPIO_6	IO	General-purpose I/O	U12,J15	T1, K19
	MSS_GPIO_7	IO	General-purpose I/O	R10,D17	R2, C18
	MSS_GPIO_8	IO	General-purpose I/O	U11,T18,D16,V17,B16,B13	P2, M20, B18, A16, A7
	MSS_GPIO_9	IO	General-purpose I/O	V11,N15,E15,C16,D11	N2, N20, A18, B17
	MSS_GPIO_10	IO	General-purpose I/O	T11,M16,C18,A15	P1, J19, A9
	MSS_GPIO_11	IO	General-purpose I/O	R12,J15,B17,B14	R1, K19, A15, A8
	MSS_GPIO_12	IO	General-purpose I/O	V16,A17,B16	T16, A17, A16
	MSS_GPIO_13	IO	General-purpose I/O	B15,C17,C16	C17, B17
	MSS_GPIO_14	IO	General-purpose I/O	E17,A15	A19, A9
	MSS_GPIO_15	IO	General-purpose I/O	F16,B14	B19, A8
	MSS_GPIO_16	IO	General-purpose I/O	A16	A10
	MSS_GPIO_17	IO	General-purpose I/O	C12,C17,U8	B8
	MSS_GPIO_18	IO	General-purpose I/O	C14,A17,R8	B10, A17
	MSS_GPIO_19	IO	General-purpose I/O	B17,U9	A15, U3
	MSS_GPIO_20	IO	General-purpose I/O	C18,R6	U9
	MSS_GPIO_21	IO	General-purpose I/O	V12,E15,T7	T13, A18, T7
	MSS_GPIO_22	IO	General-purpose I/O	U13,D16,U4	T15, B18, T12
	MSS_GPIO_23	IO	General-purpose I/O	D13,D17,U6	B9, C18, R12
	MSS_GPIO_24	IO	General-purpose I/O	D15,J15,U5	B11, K19, U10
	MSS_GPIO_25	IO	General-purpose I/O	R15,M16,U7	R19, J19, U7
	MSS_GPIO_26	IO	General-purpose I/O	G15,L15,V3	C20, M19, T6
	MSS_GPIO_27	IO	General-purpose I/O	T17,P16,T9	N19, L19, T5
	MSS_GPIO_28	IO	General-purpose I/O	R17,N15,U10	P19, N20, U5
	MSS_GPIO_29	IO	General-purpose I/O	R14,T18,V5,D11	T17, M20, T4
	MSS_GPIO_30	IO	General-purpose I/O	P17,V4,T5,B13	P20, U4, T2, A7
	MSS_GPIO_31	IO	General-purpose I/O	U17,V6,R4,A14	T19, T3, U2, B7
UART (DSS)	DSS_UARTA_TX	IO	Debug UART Transmit [DSP]	U13,R10,J15,B16,A15,A14	—
	DSS_UARTA_RX	IO	Debug UART Receive [DSP]	D13,R17,C16,B14	—

FUNCTION	SIGNAL NAME	PIN TYPE	DESCRIPTION	PIN NUMBER	
				AWR2944P	AWR2E44P
Chirp/Frame signals	ADC_VALID	O	When high, indicating valid ADC samples	V16,T11,R12,R17	T16, P1, R1, P19
	CHIRP_START	O	Pulse signal indicating the start of each chirp	G15,T17	C20, N19
	CHIRP_END	O	Pulse signal indicating the end of each chirp	G15,T17	C20, N19
	FRAME_START	O	Pulse signal indicating the start of each frame	R15,G15,T17	R19, C20, N19
LVDS_VALID	LVDS_VALID	O	When high, indicating valid LVDS data	A16,R15,G15,T17,R14,E17,A14	A10, R19, C20, N19, T17, A19, B7
External clock out	MCU_CLKOUT	O	Programmable clock given out to external MCU or the processor	R15,B13	R19, A7
	PMIC_CLKOUT	O	Output Clock from the device for PMIC	B15,G15,T17,D11	C17, C20, N19
System Synchronization	SYNC_IN	I	Low frequency Synchronization signal input	R17	P19
	SYNC_OUT	O	Low Frequency Synchronization Signal output	A16,G15,R17,R14	A10, C20, P19, T17
Clock Output	OBS_CLKOUT	O	Observation Clock Output	R15,T17	R19, N19
	RCOSC_CLK	O	Internal RCOSC Clock Output	R14	T17
Reference Clock	XREF_CLK0	I	External reference input clock 0	B13	A7
	XREF_CLK1	I	External reference input clock 1	D11	—
JTAG	TCK	I	JTAG Test Clock	C12	B8
	TMS	IO	JTAG Test Mode Signal	C14	B10
	TDI	I	JTAG Test Data Input	D13	B9
	TDO	O	JTAG Test Data Output	D15	B11
UART (BSS)	BSS_UARTA_TX	O	Debug UART Transmit [Radar Block]	A16,T13,U14,C14,D15,F16,E17,M16	—
	BSS_UARTA_RX	I	Debug UART Receive [Radar Block]	C12,R15	—
Reset	WARM_RESET	IO	Open drain fail safe warm reset signal. Can be driven from PMIC for diagnostic or can be used as status signal that the device is going through reset.	B12	A6
Safety	NERROR_OUT	O	Open drain fail safe output signal. Connected to PMIC/ Processor/MCU to indicate that some severe criticality fault has happened. Recovery would be through reset.	C11	B6

ADVANCE INFORMATION

FUNCTION	SIGNAL NAME	PIN TYPE	DESCRIPTION	PIN NUMBER	
				AWR2944P	AWR2E44P
Sense On power	SOP[0]	I	The SOP pins are driven externally (weak drive) and the mmWave device senses the state of these pins during bootup to decide the bootup mode. After boot the same pins have other functionality.	D15	B11
	SOP[1]	I		R14	T17
	SOP[2]	I		T17	N19
	SOP[3]	I		A14	B7
	SOP[4]	I	<ul style="list-style-type: none"> <li>[SOP2 SOP1 SOP0] = [0 0 1] -&gt; Functional QSPI load mode</li> <li>[SOP2 SOP1 SOP0] = [1 0 1] -&gt; UART load mode</li> <li>[SOP2 SOP1 SOP0] = [0 1 1] -&gt; debug and development mode</li> </ul> The following configurations of SOP pins help decide the reference crystal frequency <ul style="list-style-type: none"> <li>[SOP4 SOP3] = [0 0] -&gt; 40MHz</li> <li>[SOP4 SOP3] = [1 1] -&gt; 50MHz</li> </ul>	C16	B17
CSI2 RX	CSI2_RX0M0	I	CSI2.0 Receiver #1, Negative Polarity, Lane 0	N18	K18
	CSI2_RX0P0	I	CSI2.0 Receiver #1, Positive Polarity, Lane 0	N17	K17
	CSI2_RX0CLKM	I	CSI2.0 Receiver #1, Clock Input, Negative Polarity	L18	H18
	CSI2_RX0CLKP	I	CSI2.0 Receiver #1, Clock Input, Positive Polarity	L17	H17
	CSI2_RX0M1	I	CSI2.0 Receiver #1, Negative Polarity, Lane 1	M18	J18
	CSI2_RX0P1	I	CSI2.0 Receiver #1, Positive Polarity, Lane 2	M17	J17
Aurora LVDS	LVDS_TXM0	O	LVDS/Aurora Transmitter, Data Output, Lane 0	F18	D20
	LVDS_TXP0	O		F17	D19
	LVDS_TXM2_CLKM	O	LVDS Clock, Aurora Data Output - Lan 2	G18	E20
	LVDS_TXP2_CLKP	O		G17	E19
	LVDS_TXM3_FRCLKM	O	LVDS Frame Clock, Aurora Data Output - Lane 3	H18	G20
	LVDS_TXP3_FRCLKP	O		H17	G19
	LVDS_TXM1	O	LVDS/Aurora Transmitter, Data Output, Lane 1	J18	H20
	LVDS_TXP1	O		J17	H19



## 6.5 Signal Descriptions - Analog

INTERFACE	SIGNAL NAME	PIN TYPE	DESCRIPTION	BALL NO.	
				AWR2944P	AWR2E44P
Transmitters	TX1	O	Single ended transmitter 1 O/P	B3	Waveguide Launches
	TX2	O	Single ended transmitter 2 O/P	B5	Waveguide Launches
	TX3	O	Single ended transmitter 3 O/P	B7	Waveguide Launches
	TX4	O	Single ended transmitter 4 O/P	B9	Waveguide Launches
Receivers	RX1	I	Single ended receiver 1 I/P	M2	Waveguide Launches
	RX2	I	Single ended receiver 2 I/P	K2	Waveguide Launches
	RX3	I	Single ended receiver 3 I/P	H2	Waveguide Launches
	RX4	I	Single ended receiver 4 I/P	F2	Waveguide Launches
Reset	NRESET	I	Power on reset for chip. Active low. The NRESET needs to be pulled low for a minimum of 20 µsec to ensure proper device reset.	H16	C19
Reference Oscillator	CLKP	I	In XTAL mode: Input for the reference crystal In External clock mode: Single ended input reference clock port	D1	E2
	CLKM	I	In XTAL mode: Feedback drive for the reference crystal In External clock mode: Connect this port to ground	B1	D1
Reference clock	OSC_CLKOUT	O	Reference clock output from clocking subsystem after cleanup PLL	A11	B1
	OSC_CLK_OUT_ETH	O	Reference clock to eliminare external oscillator for Ethernet PHY	B11	A2
Bandgap voltage	VBGAP	O	Device's Band Gap Reference Output	K4	J1

INTERFACE	SIGNAL NAME	PIN TYPE	DESCRIPTION	BALL NO.	
				AWR2944P	AWR2E44P
Power supply	VDD	Power	1.2V digital power supply	E12,E13,E14,F14,H14,J14,K14,L14,N6,N14,P6,P7,P9,P10,P11,P13,P14	A11,B20,M14,M15,M16,M18,N13,N15,N17,N18,P13,P15,P17,R14,R16,U8
	VDD_SRAM	Power	1.2V power rail for internal SRAM	V7	U11
	VNWA	Power	1.2V power rail for SRAM array back bias	V13	U16
	VIOIN	Power	I/O Supply (3.3V or 1.8V): All CMOS I/Os would operate on this supply	A13,B18,R18,V8,V15	A14,J20,T20,U14
	VIOIN_18	Power	1.8V supply for CMOS IO	D18,U18,V10	A12,L20,U12,U19
	VIOIN_18CLK	Power	1.8V supply for clock module	D9	A4
	VIN_18PM	Power	1.8V supply for PM module	R1	J2
	VIOIN_18LVDS	Power	1.8V supply for LVDS port	K17	F18,F19,F20,G18
	VIOIN_18CSI	Power	1.8V supply for CSI port	K18	—
	VPP	Power	Voltage supply for fuse chain	U3	U6

INTERFACE	SIGNAL NAME	PIN TYPE	DESCRIPTION	BALL NO.	
				AWR2944P	AWR2E44P
Power supply	VDDA_10RF1	Power	1V Analog and RF supply,VDDA_10RF1 and VDDA_10RF2 could be shorted on the board	M4	L1
	VDDA_10RF2	Power	1V Analog and RF supply	D6, D7	A5, B5
	VDDA_18BB	Power	1.8V Analog base band power supply	P1	M1
	VDDA_18VCO	Power	1.8V RF VCO supply	E4	H2
	VSS <sup>(2)</sup>	Ground	Digital ground	A12,A18,E11,E18,F8,F9,F10,F11,F12,F13,G7,G8,G9,G10,G11,G12,G13,G14,H7,H8,H9,H10,H11,H12,H13,J7,J8,J9,J10,J11,J12,J13,K7,K8,K9,K10,K11,K12,K13,K16,L7,L8,L9,L10,L11,L12,L13,M7,M8,M9,M10,M11,M12,M13,M14,N7,N8,N9,N10,N11,N12,N13,P8,P12,P18,V2,V9,V14,V18	A13,A20,D17,D18,E17,E18,F17,G17,H12,J12,K20,L14,L16,L18,M12,P12,R20,U1,U13,U20
VSSA <sup>(3)</sup>	Ground	Analog ground	A1,A2,A4,A6,A8,A10,B2,B4,B6,B8,B10,C1,C2,C3,C4,C5,C6,C7,C8,C9,C10,D2,D3,E1,E2,E3,F3,F6,F7,G1,G2,G3,G6,H3,H6,J1,J2,J3,J6,K3,K6,L1,L2,L3,L6,M3,M6,N1,N2,N3,V1	A1,A2,A3,B2,B3,B4,B12,B13,B14,B15,B16,C1,C2,C3,C4,C5,C6,C7,C8,C9,C10,C11,C12,C16,D2,D3,D7,D8,D11,D12,D16,E1,E3,E7,E8,E11,E12,E13,E14,E15,E16,F1,F2,F3,F4,F5,F6,F7,F8,F11,F12,F13,F14,F15,F16,G3,G4,G5,G6,G8,G9,G10,G11,G12,G13,G16,H1,H3,H6,H7,H8,H9,H10,H11,H13,H16,J3,J6,J7,J11,J13,J16,K3,K6,K7,K11,K13,K14,K15,K16,L3,L4,L5,L6,L7,L8,L9,L10,L11,M3,M4,M5,M6,M7,M8,M9,M10,M11,N3,N7,N8,N11,P3,P7,P8,P11,R3,R4,R5,R6,R7,R8,R11,T8,T9,T10,T11	
Internal LDO output/inputs	VOUT_14APLL	O	Internal LDO output	H4	G2
	VOUT_14SYNTH	O	Internal LDO output	G4	G1

ADVANCE INFORMATION

INTERFACE	SIGNAL NAME	PIN TYPE	DESCRIPTION	BALL NO.	
				AWR2944P	AWR2E44P
General purpose ADC inputs for external voltage monitoring <sup>(1)</sup>	ADC1	IO	ADC Channel 1	P3	K2
	ADC2	IO	ADC Channel 2	P2	K1
	ADC3	IO	ADC Channel 3	R3	N1
	ADC4	IO	ADC Channel 4	R2	—
	ADC5	IO	ADC Channel 5	T3	M2
	ADC6	IO	ADC Channel 6	U2	L2
	ADC7	IO	ADC Channel 7	T1	—
	ADC8	IO	ADC Channel 8	T2	—
	ADC9	IO	ADC Channel 9	U1	—

- (1) For details, see [セクション 8.4.3](#)
- (2) Corner BGAs are VSS and redundant, meaning if they fail the device will still function.
- (3) The VSSA BGAs around the launches are not redundant and are required for functionality.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1) (2)</sup>

PARAMETERS		MIN	MAX	UNIT
VDD	1.2V digital power supply	-0.5	1.4	V
VDD_SRAM	1.2V power rail for internal SRAM	-0.5	1.4	V
VNWA	1.2V power rail for SRAM array back bias	-0.5	1.4	V
VIOIN	I/O supply (3.3V or 1.8 V): All CMOS I/Os would operate on this supply.	-0.5	3.8	V
VIOIN_18	1.8V supply for CMOS IO	-0.5	2	V
VIOIN_18CLK	1.8V supply for clock module	-0.5	2	V
VIN_18PM	1.8V supply for the PM Module	-0.5	2	V
VIOIN_18CSI	1.8V supply for CSI2 port	-0.5	2	V
VIOIN_18LVDS	1.8V supply for LVDS port	-0.5	2	V
VDDA_10RF1	1V Analog and RF supply, VDDA_10RF1 and VDDA_10RF2 could be shorted on the board.	-0.5	1.4	V
VDDA_10RF2				
VDDA_18BB	1.8V Analog baseband power supply	-0.5	2	V
VDDA_18VCO supply	1.8V RF VCO supply	-0.5	2	V
RX1-4	Externally applied power on RF inputs		10	dBm
TX1-4	Externally applied power on RF outputs <sup>(3)</sup>		10	dBm
TX1-4	Temperature Sensor Accuracy <sup>(4)</sup>	±5		°C
Input and output voltage range	Dual-voltage LVCMOS inputs, 3.3V or 1.8V (Steady State)	-0.3V	VIOIN + 0.3	V
	Dual-voltage LVCMOS inputs, operated at 3.3 V/1.8 V (Transient Overshoot/Undershoot) or external oscillator input	VIOIN + 20% up to 20% of signal period		
CLKP, CLKM	Input ports for reference crystal	-0.5	2	V
Clamp current	Input or Output Voltages 0.3V above or below their respective power rails. Limit clamp current that flows through the internal diode protection cells of the I/O.	-20	20	mA
T <sub>J</sub>	Operating junction temperature range	-40	140	°C
T <sub>STG</sub>	Storage temperature range after soldered onto PC board	-55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to V<sub>SS</sub>, unless otherwise noted.
- (3) This value is for an externally applied signal level on the TX. Additionally, a reflection coefficient up to  $\Gamma = 1$  can be applied on the TX output.
- (4) Average of TX temp sensor readings at 140C can be tightened to +/-3C.

### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	All pins	±2000	V
		GPADC5, GPADC6	±350	
	Charged-device model (CDM), per AEC Q100-011	Corner pins	±750	
		All Other pins	±500	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 7.3 Power-On Hours (POH)

JUNCTION TEMPERATURE (T <sub>J</sub> ) (1) (2)	OPERATING CONDITION	NOMINAL CVDD VOLTAGE (V)	POWER-ON HOURS [POH] (HOURS)
-40°C	50% duty cycle	1.2	1440 (6%)
75°C			4800 (20%)
95°C			15600 (65%)
130°C			1920 (8%)
140°C			240 (1%)

- (1) This information is provided solely for your convenience and does not extend or modify the warranty provided under TI's standard terms and conditions for TI semiconductor products.
- (2) The specified POH are applicable with max Tx output power settings using the default firmware gain tables. The specified POH would not be applicable, if the Tx gain table is overwritten using an API.

### 7.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT	
VDD	1.2V digital power supply	1.14	1.2	1.26	V	
VDD_SRAM	1.2V power rail for internal SRAM	1.14	1.2	1.26	V	
VNWA	1.2V power rail for SRAM array back bias	1.14	1.2	1.26	V	
VIOIN	I/O supply (3.3V or 1.8 V): All CMOS I/Os would operate on this supply.	3.135	3.3	3.465	V	
		1.71	1.8	1.89		
VIOIN_18	1.8V supply for CMOS IO	1.71	1.8	1.89	V	
VIOIN_18CLK	1.8V supply for clock module	1.71	1.8	1.89	V	
VIN_18PM	1.8V supply for the PM module	1.71	1.8	1.89	V	
VIOIN_18CSI	1.8V supply for CSI2 port	1.71	1.8	1.89	V	
VIOIN_18LVDS	1.8V supply for LVDS port	1.71	1.8	1.89	V	
VDDA_10RF1	1V Analog and RF supply. VDDA_10RF1 and VDDA_10RF2 could be shorted on the board	0.95	1	1.05	V	
VDDA_10RF2						
VDDA_18BB	1.8-V Analog baseband power supply	1.71	1.8	1.89	V	
VDDA_18VCO	1.8V RF VCO supply	1.71	1.8	1.89	V	
V <sub>IH</sub>	Voltage Input High (1.8V mode)	1.17		0.3 + VIOIN	V	
	Voltage Input High (3.3V mode)	2.25		0.3 + VIOIN		
V <sub>IL</sub>	Voltage Input Low (1.8V mode)	-0.3		0.3*VIOIN	V	
	Voltage Input Low (3.3V mode)	-0.3		0.62		
V <sub>OH</sub>	High-level output threshold (I <sub>OH</sub> = 6 mA)	VIOIN – 450			mV	
V <sub>OL</sub>	Low-level output threshold (I <sub>OL</sub> = 6 mA)				450 mV	
NRESET SOP[4:0]	V <sub>IL</sub> (1.8V Mode)				0.45	
	V <sub>IH</sub> (1.8V Mode)	0.96			V	
	V <sub>IL</sub> (3.3V Mode)					0.65
	V <sub>IH</sub> (3.3V Mode)	1.57				
T <sub>J</sub>	Operating junction temperature range	-40		140		°C

ADVANCE INFORMATION

## 7.5 VPP Specifications for One-Time Programmable (OTP) eFuses

This section specifies the operating conditions required for programming the OTP eFuses and is applicable only for high-security (AWR2E44P HS) devices. During the process of writing the customer specific keys or other fields like Software version etc. in the efuse , the user needs to provide the VPP supply.

### 7.5.1 Recommended Operating Conditions for OTP eFuse Programming

PARAMETER	DESCRIPTION	MIN	NOM	MAX	UNIT
VPP	Supply voltage range for the eFuse ROM domain during normal operation	NC			
	Supply voltage range for the eFuse ROM domain during OTP programming <sup>(1)</sup>	1.65	1.7	1.75	V
I(VPP)				50	mA

(1) During normal operation, no voltage should be applied to VPP. This can be typically achieved by disabling the external regulator attached to the VPP terminal.

### 7.5.2 Hardware Requirements

The following hardware requirements must be met when programming keys in the OTP eFuses:

- The VPP power supply must be disabled when not programming OTP registers.

### 7.5.3 Impact to Your Hardware Warranty

You recognize and accept at your own risk that your use of eFuse permanently alters the TI device. You acknowledge that eFuse can fail due to incorrect operating conditions or programming sequence. Such a failure may render the TI device inoperable and TI will be unable to confirm the TI device conformed to TI device specifications prior to the attempted eFuse. CONSEQUENTLY, in these cases of faulty EFUSE programmability, TI WILL HAVE NO LIABILITY.

## 7.6 Power Supply Specifications

表 7-1 describes the four required power rails which must be provided to the AWR2944P/AWR2E44P from an external power supply. In the case when 1.8V LVCMOS IO is utilized, VIOIN is powered from a 1.8V rail and the 3.3V rail can be omitted, so only three rails must be provided. Also, depending on the power topology utilized, additional power supply filtering can be required for the RF 1.0V and baseband, clock and VCO 1.8V supplies to meet the required ripple specifications. This additional filtering results in separate supply power nets being generated from these four basic rails.

**表 7-1. Power Supply Rails Characteristics**

SUPPLY VOLTAGE	DEVICE BLOCKS POWERED FROM THE SUPPLY	DEVICE POWER NETS
1.8 V	Synthesizer and APLL VCOs, crystal oscillator, IF Amplifier stages, ADC, CSI2, LVDS, LVCMOS IO	Input: VDDA_18VCO, VIOIN_18CLK, VIN_18PM, VDDA_18BB, VIOIN_18CSI, VIOIN_18LVDS, VIOIN_18 LDO Output: VOUT_14SYNTH, VOUT_14APLL
1.0V	Power Amplifier, Low Noise Amplifier, Mixers and LO Distribution	Input: VDDA_10RF2, VDDA_10RF1
3.3V (or 1.8V for 1.8V I/O mode)	LVCMOS IO	VIOIN
1.2V	Core Digital and SRAM	VDD, VDD_SRAM, VNWA
1.7V	Programming OTP eFuse (For secure devices)	VPP

The 1.0V and 1.8V power supply ripple specifications are mentioned in 表 7-2. The spur and ripple levels have a dB to dB relationship, for example, a 1dB increase in supply ripple leads to an approximately 1dB increase in spur level. Values quoted are rms levels for a sinusoidal input applied at the specified frequency.

**表 7-2. Ripple Specifications**

FREQUENCY (kHz)	Spur Level (dBc)	RF RAIL	VCO/IF RAIL
		1V ( $\mu\text{V}_{\text{RMS}}$ )	1.8V ( $\mu\text{V}_{\text{RMS}}$ )
10	-85	22	10990
100	-95	8	1420
200	-98	6	730
500	-102	4	450
1000	-105	3	300
2000	-105	3	80
5000	-105	3	60
10000	-105	3	60
15000	-105	2	40
20000	-105	2	40

### Power Supply Guidelines

The [LP87745-Q1](#) Power Management IC (PMIC) is recommended for an integrated AWR2944P/AWR2E44P power solution. This cost and space optimized solution is designed to power the AWR2944P/AWR2E44P radar sensor and its principal peripherals.

List of benefits when using [LP87745-Q1](#) PMIC to power AWR2944P/AWR2E44P:

1. Full device performance entitlement as validated on TI Evaluation boards
2. Noise/Ripple performance that meets AWR noise/ripple performance specification



- a. LP87745-Q1 has high switching frequency at 17.6MHz switching outside IF band & avoiding the LDOs helps with thermal performance at the system level and bypasses the need for 2<sup>nd</sup> stage LC filters to suppress the ripple and filter out the spurs.
- b. Thermal dissipation does not affect RF performance

### 7.7 Power Consumption Summary

表 7-3 and 表 7-4 summarize the power consumption at the power terminals.

**表 7-3. Maximum Current Ratings at Power Terminals**

PARAMETER <sup>(1)</sup>	SUPPLY NAME	DESCRIPTION	MIN	TYP	MAX <sup>(1)</sup>	UNIT
Current consumption	VDD, VDD_SRAM, VNWA	Total current drawn by all nodes driven by 1.2V rail			2000	mA
	VDDA_10RF1, VDDA_10RF2	Total current drawn by all nodes driven by 1V rail when all 4 transmitters are used			2300	
	VIOIN_18, VIOIN_18CLK, VIN_18PM, VIOIN_18CSI, VIOIN_18LVDS, VDDA_18BB, VDDA_18VCO	Total current drawn by all nodes driven by 1.8V rail			550	
	VIOIN	Total current drawn by all nodes driven by 3.3V rail			50 <sup>(2)</sup>	

- (1) The specified current values are at Max supply voltage level (Recommended operating conditions).
- (2) The exact value will depend on the system use case and design.

**表 7-4. Average Power Consumption at Power Terminals**

PARAMETER	CONDITION <sup>(2)</sup>		DESCRIPTION	MIN	TYP <sup>(1)</sup>	MAX	UNIT
Average power consumption.	3TX, 4RX	25% duty cycle	Use Case: 76-77GHz chirps (for 50% duty cycle) and 80-81GHz chirps (for 25% duty cycle);		1.41		W
		50% duty cycle			2.07		
	4TX, 4RX	25% duty cycle	Regular mode, 37.5Msps sampling rate, 25.6 ms frame periodicity, 256 chirps/frame, 2- $\mu$ s idle time, 50- $\mu$ s ramp end time, 7 $\mu$ s ADC start time and excess ramp time. Activity of cores : <ul style="list-style-type: none"> <li>• 70% MSS R5F</li> <li>• 70% C66x DSP and HWA</li> <li>• 50% Arm M4F</li> </ul> (All the above cores under-clocked/ clock-gated during idle times); Ethernet is enabled for data transfer		1.48		
		50% duty cycle			2.21		

- (1) The Power consumption numbers are for a typical usecase i.e. for a Nominal device at 25C ambient temperature and nominal voltage conditions.
- (2) Frame duty cycle represents the ratio of Frame Active and Total Framing time (including Interchirp and Interframe time).

## 7.8 RF Specifications

Below RF specifications are measured over recommended operating conditions and with run time calibrations enabled (unless otherwise noted)


PARAMETER		MIN	TYP	MAX	UNIT	
Receiver	Noise figure	AWR2944P	10.5		dB	
		AWR2E44P <sup>(1)</sup>	11			
	1dB compression point (Out Of Band) <sup>(2)</sup>			-10		dBm
	Maximum gain			46		dB
	Gain range			16		dB
	Gain step size			2		dB
	IF bandwidth <sup>(3)</sup>				20	MHz
	ADC sampling rate				45	Msp/s
	ADC resolution			12		Bits
	Return loss (S11)			-10		dB
	Gain mismatch variation (over temperature)			±0.5		dB
	Phase mismatch variation (over temperature)			±3		°
	Idle Channel Spurs <sup>(4)</sup>			-90		dBFS
Transmitter	Output power	AWR2944P	14		dBm	
		AWR2E44P <sup>(1)</sup>	13.5			
	Phase shifter accuracy			±3		°
	Amplitude noise			-145		dBc/Hz
Clock subsystem	Frequency range		76		81	GHz
	Ramp rate				250 <sup>(5)</sup>	MHz/μs
	Phase noise at 1MHz offset	76 to 77GHz (VCO1)			-96	dBc/Hz
76 to 81GHz (VCO2) <sup>(6)</sup>			-95			


- (1) FCCSP LOP variant will have 0.5dB degradation in Noise figure and output power due to launcher integration.
- (2) 1dB Compression Point (Out Of Band) is measured by feeding a continuous wave tone at 5% of the programmed HPF cut-off frequency (i.e. blocker tone). The compression point is determined by the blocker power that results in a 1dB compression of the blocker tone at the RX ADC.
- (3) The analog IF stages include a second order high pass filter that can be configured to the following -6dB corner frequencies:

Available HPF Corner Frequencies (kHz)
HPF
300, 350, 700, 1400

The filtering performed by the digital baseband chain is targeted to provide:

- Less than ±0.5dB pass-band ripple/droop, and
  - Better than 60dB anti-aliasing attenuation for any frequency that can alias back into the pass-band.
- (4) Idle channel spur level is measured with a resolution BW of 100Hz
  - (5) The max ramp rate depends on the PLL bandwidth configuration set using the "AWR\_APLL\_SYNTB\_BW\_CONTROL\_SB" API. For more details, refer to the mmWave Radar Interface Control document.
  - (6) VCO2 supports a maximum continuous range of 4.5GHz. The supported range can span 76-80.5GHz or 76.5-81GHz through VCO2\_RANGE\_CONFIG in AWR\_CAL\_MON\_FREQUENCY\_\* API.

 7-1 shows variations of noise figure and in-band P1dB parameters with respect to receiver gain programmed plot.



 7-1. Noise Figure, In-band P1dB vs Receiver Gain

**ADVANCE INFORMATION**

## 7.9 Thermal Resistance Characteristics

THERMAL METRICS <sup>(1) (4)</sup>		°C/W <sup>(2) (3)</sup>	
		AWR2944P	AWR2E44P
R <sub>θJC</sub>	Junction-to-case	2.8	2.5
R <sub>θJB</sub>	Junction-to-board	3.3	5.0
R <sub>θJA</sub>	Junction-to-free air	16.2	16.4
Ψ <sub>JC</sub>	Junction-to-case	0.0	0.2
Ψ <sub>JB</sub>	Junction-to-board	3.2	4.9

- (1) For more information about traditional and new thermal metrics, see [Semiconductor and IC Package Thermal Metrics](#).
- (2) °C/W = degrees Celsius per watt.
- (3) These values are based on a JEDEC-defined 2S2P system (with the exception of the [R<sub>θJC</sub>] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:
- JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions - Natural Convection (Still Air)*
  - JESD51-3, *Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*
  - JESD51-7, *High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages*
  - JESD51-9, *Test Boards for Area Array Surface Mount Package Thermal Measurements*
- A junction temperature of 140°C is assumed.
- (4) Air flow = 0m/s

## 7.10 Power Supply Sequencing and Reset Timing

The AWR2944P/AWR2E44P device expects all external 1.2V, 1.8V and 3.3V voltage rails as well as all SOP[4:0] lines to be stable before NRESET is deasserted for a successful device bootup. IO state is not guaranteed until the VIOIN and VIOIN\_18 supplies are available. [Figure 7-2](#) describes the device wake-up sequence.

注

Hardware platform must support supplying 1.7V on the VPP pin only during OTP eFuse programming.





Figure 7-2. Device Wake-up Sequence

ADVANCE INFORMATION

## 7.11 Input Clocks and Oscillators

### 7.11.1 Clock Specifications

An external crystal is connected to the device pins. [Figure 7-3](#) shows the crystal implementation.



**Figure 7-3. Crystal Implementation**

注

The load capacitors,  $C_{f1}$  and  $C_{f2}$  in [Figure 7-3](#), can be chosen such that [Equation 1](#) is satisfied.  $C_L$  in the equation is the load specified by the crystal manufacturer. All discrete components used to implement the oscillator circuit can be placed as close as possible to the associated oscillator CLKP and CLKM pins. Note that  $C_{f1}$  and  $C_{f2}$  include the parasitic capacitances due to PCB routing.

注

The board routing parasitics between CLKP/CLKM pins also need to be included in the estimates of  $C_P$

$$C_L = C_{f1} \times \frac{C_{f2}}{C_{f1} + C_{f2}} + C_P \quad (1)$$

[Table 7-5](#) lists the electrical characteristics of the clock crystal.

**Table 7-5. Crystal Electrical Characteristics (Oscillator Mode)**

NAME	DESCRIPTION	MIN	TYP	MAX	UNIT
$f_p$	Parallel resonance crystal frequency		40	50	MHz
$C_L$	Crystal load capacitance	5	8	12	pF
ESR	Crystal ESR			50	$\Omega$
Temperature range	Expected temperature range of operation	-40		140	$^{\circ}\text{C}$
Frequency tolerance	Crystal frequency tolerance <sup>(1) (2)</sup>	-100		100 <sup>(3)</sup>	ppm
Drive level			50	200	$\mu\text{W}$

- (1) The crystal manufacturer's specification must satisfy this requirement.
- (2) Includes initial tolerance of the crystal, drift over temperature, aging and frequency pulling due to incorrect load capacitance.
- (3) For Ethernet operation, tighter specifications of less than 100 PPM frequency error is required. If the Ethernet interface is not used, a PPM error up to 200 PPM can be tolerated.

In the case where an external clock is used as the clock resource, the signal is fed to the CLKP pin only; CLKM is grounded. The phase noise requirement is very important when a 40/50MHz clock is fed externally. [Table 7-6](#) lists the electrical characteristics of the external clock signal.

表 7-6. External Clock Mode Specifications

PARAMETER		SPECIFICATION			UNIT
		MIN	TYP	MAX	
Input Clock: External AC-coupled sine wave or DC-coupled square wave Phase Noise referred to 40/50-MHz	Frequency		40	50	MHz
	AC-Amplitude	700		1200	mV (pp)
	DC-trise/fall			10	ns
	Phase Noise at 1 kHz			-132	dBc/Hz
	Phase Noise at 10 kHz			-143	dBc/Hz
	Phase Noise at 100 kHz			-152	dBc/Hz
	Phase Noise at 1MHz			-153	dBc/Hz
	Duty Cycle	35		65	%
	Freq Tolerance	-100		100	ppm

## 7.12 Peripheral Information

Initial peripheral descriptions and features are provided in the following sections. Additional peripheral details and interface timing information shall be provided in a later product preview or datasheet release.

### 7.12.1 QSPI Flash Memory Peripheral

The device includes a Quad-Serial Peripheral Interface for external flash memory access. Flash memory can be utilized for many purposes including: Secondary boot-loader memory, application program memory, security keys storage, and long-term data logs for security and error conditions.

Following features are supported by the QSPI Interface on the device:

- Loopback skew cancellation for clock signal to supported faster flash interface clock rates
- Two chip-select signals to connect two external flash devices
- Memory mapped 'direct' mode and software triggered 'indirect' mode of operation for performing flash data transfers

#### 7.12.1.1 QSPI Timing Conditions

PARAMETER		MIN	TYP	MAX	UNIT
Input Conditions					
$t_R$	Input rise time	1		3	ns
$t_F$	Input fall time	1		3	ns
Output Conditions					
$C_{LOAD}$	Output load capacitance	5		15	pF

#### 7.12.1.2 QSPI Timing Requirements <sup>(1)</sup> <sup>(2)</sup>

SPECIFICATION NUMBER	PARAMETER		MIN	TYP	MAX	UNIT
Q12	$t_{su(D-SCLK)}$	Setup time, D[3:0] valid before falling SCLK edge (Q12)	5			ns
Q13	$t_h(SCLK-D)$	Hold time, D[3:0] valid after falling SCLK edge (Q13)	1			ns

(1) Clock Mode 0 (clock polarity = 0 ; clock phase = 0) is the mode of operation.


(2) The Device captures data on the falling clock edge in Clock Mode 0, as opposed to the traditional rising clock edge. Although nonstandard, The falling-edge-based setup and hold time timings have been designed to be compatible with standard SPI devices that launch data on the falling edge in Clock Mode 0.

#### 7.12.1.3 QSPI Switching Characteristics <sup>(1)</sup> <sup>(2)</sup>

SPECIFICATION NUMBER	PARAMETER		MIN	TYP	MAX	UNIT
Q1	$t_c(SCLK)$	Cycle time, sclk	12.5			ns

SPECIFICATION NUMBER	PARAMETER		MIN	TYP	MAX	UNIT
Q2	$t_{w(SCLKL)}$	Pulse duration, sclk low	$0.5 \cdot P - 0.625$			ns
Q3	$t_{w(SCLKH)}$	Pulse duration, sclk high	$0.5 \cdot P - 0.625$			ns
Q4	$t_{d(CS-SCLK)}$	Delay time, sclk falling edge to cs active edge	$-M \cdot P - 1$		$-M \cdot P + 2.5$	ns
Q5	$t_{d(SCLK-CS)}$	Delay time, sclk falling edge to cs inactive edge	$N \cdot P - 1$		$N \cdot P + 2.5$	ns
Q6	$t_{d(SCLK-D1)}$	Delay time, sclk falling edge to d[0] transition	-4.5		2	ns
Q7	$t_{ena(CS-D1LZ)}$	Enable time, cs active edge to d[0] driven (lo-z)	$-P - 4$		$-P + 1$	ns
Q8	$t_{dis(CS-D1Z)}$	Disable time, cs active edge to d[0] tri-stated (hi-z)	$-P - 4$		$-P + 1$	ns
Q9	$t_{d(SCLK-D1)}$	Delay time, sclk first falling edge to first d[1] transition (for PHA = 0 only)	$-4.5 - P$		$2 - P$	ns

- (1) P = SCLK period in ns.  
 (2) M = QSPI\_SPI\_DC\_REG.DDx + 1, N = 2




SPRS85v TIMING OSP11 02

7-4. QSPI Read (Clock Mode 0)

ADVANCE INFORMATION





SPRS85v\_TIMING\_OSPI1\_04

図 7-5. QSPI Write (Clock Mode 0)

## 7.12.2 Multibuffered / Standard Serial Peripheral Interface (MibSPI)

### 7.12.2.1 MibSPI Peripheral Description

The MibSPI/SPI is a high-speed synchronous serial input/output port that allows a serial bit stream of programmed length (2 to 16 bits) to be shifted into and out of the device at a programmed bit-transfer rate. The device includes two, Multi-Buffered Serial Peripheral Interface (MIBSPI) in the Main subsystem (MSS). These are intended for external MCU, PMIC, EEPROM and Watchdog communication.

Standard and MibSPI modules have the following features:

- 16-bit shift register
- Receive buffer register
- 8-bit baud clock generator
- SPICLK can be internally-generated (Controller mode) or received from an external clock source (Peripheral mode)
- Maximum clock rate supported over each MIBSPI module shall be 40MHz.
- Each word transferred can have a unique format.
- SPI I/Os not used in the communication can be used as digital input/output signals

### 7.12.2.2 MibSPI Transmit and Receive RAM Organization

The Multibuffer RAM is comprised of 256 buffers. Each entry in the Multibuffer RAM consists of 4 parts: a 16-bit transmit field, a 16-bit receive field, a 16-bit control field and a 16-bit status field. The Multibuffer RAM can be partitioned into multiple transfer group with variable number of buffers each.

セクション 7.12.2.2.2 和 セクション 7.12.2.2.3 assume the operating conditions stated in セクション 7.12.2.2.1.

#### 7.12.2.2.1 SPI Timing Conditions


		MIN	TYP	MAX	UNIT
Input Conditions					
$t_R$	Input rise time	1		3	ns
$t_F$	Input fall time	1		3	ns
Output Conditions					
$C_{LOAD}$	Output load capacitance	2		20	pF

#### 7.12.2.2.2 SPI Controller Mode Switching Parameters (CLOCK PHASE = 0, SPICLK = output, SPISIMO = output, and SPISOMI = input) <sup>(1) (2) (3)</sup>


NO.	PARAMETER		MIN	TYP	MAX	UNIT
1	$t_{c(SPC)}M$	Cycle time, SPICLK <sup>(4)</sup>	20		$256t_{c(VCLK)}$	ns
2 <sup>(4)</sup>	$t_{w(SPCH)}M$	Pulse duration, SPICLK high (clock polarity = 0)	$0.5t_{c(SPC)}M - 2$		$0.5t_{c(SPC)}M + 2$	ns
	$t_{w(SPCL)}M$	Pulse duration, SPICLK low (clock polarity = 1)	$0.5t_{c(SPC)}M - 2$		$0.5t_{c(SPC)}M + 2$	
3 <sup>(4)</sup>	$t_{w(SPCL)}M$	Pulse duration, SPICLK low (clock polarity = 0)	$0.5t_{c(SPC)}M - 2$		$0.5t_{c(SPC)}M + 2$	ns
	$t_{w(SPCH)}M$	Pulse duration, SPICLK high (clock polarity = 1)	$0.5t_{c(SPC)}M - 2$		$0.5t_{c(SPC)}M + 2$	
4 <sup>(4)</sup>	$t_{d(SPCH-SIMO)}M$	Delay time, SPISIMO valid before SPICLK low, (clock polarity = 0)	$0.5t_{c(SPC)}M - 7$			ns
	$t_{d(SPCL-SIMO)}M$	Delay time, SPISIMO valid before SPICLK high, (clock polarity = 1)	$0.5t_{c(SPC)}M - 7$			
5 <sup>(4)</sup>	$t_{v(SPCL-SIMO)}M$	Valid time, SPISIMO data valid after SPICLK low, (clock polarity = 0)	$0.5t_{c(SPC)}M - 8$			ns
	$t_{v(SPCH-SIMO)}M$	Valid time, SPISIMO data valid after SPICLK high, (clock polarity = 1)	$0.5t_{c(SPC)}M - 8$			

NO.	PARAMETER		MIN	TYP	MAX	UNIT
6 <sup>(5)</sup>	t <sub>C2TDELAY</sub>	Setup time CS active until SPICLK high (clock polarity = 0)	CSHOLD = 0	(C2TDELAY+2)*t <sub>c(VCLK)</sub> – 7.5	(C2TDELAY+2) * t <sub>c(VCLK)</sub> + 7	ns
			CSHOLD = 1	(C2TDELAY + 3) * t <sub>c(VCLK)</sub> – 7.5	(C2TDELAY+3) * t <sub>c(VCLK)</sub> + 7	
		Setup time CS active until SPICLK low (clock polarity = 1)	CSHOLD = 0	(C2TDELAY+2)*t <sub>c(VCLK)</sub> – 7.5	(C2TDELAY+2) * t <sub>c(VCLK)</sub> + 7	
			CSHOLD = 1	(C2TDELAY + 3) * t <sub>c(VCLK)</sub> – 7.5	(C2TDELAY+3) * t <sub>c(VCLK)</sub> + 7	
7 <sup>(5)</sup>	t <sub>T2CDELAY</sub>	Hold time, SPICLK low until CS inactive (clock polarity = 0)	0.5*t <sub>c(SPC)<sub>M</sub></sub> + (T2CDELAY + 1) * t <sub>c(VCLK)</sub> – 7	0.5*t <sub>c(SPC)<sub>M</sub></sub> + (T2CDELAY + 1) * t <sub>c(VCLK)</sub> + 7.5	ns	
		Hold time, SPICLK high until CS inactive (clock polarity = 1)	0.5*t <sub>c(SPC)<sub>M</sub></sub> + (T2CDELAY + 1) * t <sub>c(VCLK)</sub> – 7	0.5*t <sub>c(SPC)<sub>M</sub></sub> + (T2CDELAY + 1) * t <sub>c(VCLK)</sub> + 7.5		
8 <sup>(4)</sup>	t <sub>su(SOMI-SPCL)<sub>M</sub></sub>	Setup time, SPISOMI before SPICLK low (clock polarity = 0)	5		ns	
	t <sub>su(SOMI-SPCH)<sub>M</sub></sub>	Setup time, SPISOMI before SPICLK high (clock polarity = 1)	5			
9 <sup>(4)</sup>	t <sub>h(SPCL-SOMI)<sub>M</sub></sub>	Hold time, SPISOMI data valid after SPICLK low (clock polarity = 0)	2		ns	
	t <sub>h(SPCH-SOMI)<sub>M</sub></sub>	Hold time, SPISOMI data valid after SPICLK high (clock polarity = 1)	2			

- (1) The Controller bit (SPIGRx.0) is set and the CLOCK PHASE bit (SPIFMTx.16) is cleared (where x=0 or 1).
- (2) t<sub>c(MSS\_VCLK)</sub> = main subsystem clock time = 1 / f<sub>(MSS\_VCLK)</sub>. For more details, refer to the device Technical Reference Manual.
- (3) When the SPI is in controller mode, the following must be true: For PS values from 1 to 255: t<sub>c(SPC)<sub>M</sub></sub> ≥ (PS + 1)t<sub>c(MSS\_VCLK)</sub> ≥ 25ns, where PS is the prescale value set in the SPIFMTx.[15:8] register bits. For PS values of 0: t<sub>c(SPC)<sub>M</sub></sub> = 2t<sub>c(MSS\_VCLK)</sub> ≥ 25ns.
- (4) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17).
- (5) C2TDELAY and T2CDELAY is programmed in the SPIDELAY register



7-6. SPI Controller Mode External Timing (CLOCK PHASE = 0)




☒ 7-7. SPI Controller Mode Chip Select Timing (CLOCK PHASE = 0)


**7.12.2.2.3 SPI Controller Mode Switching Parameters (CLOCK PHASE = 1, SPICLK = output, SPISIMO = output, and SPISOMI = input) (1) (2) (3)**

NO.	PARAMETER		MIN	TYP	MAX	UNIT
1	$t_{c(SPC)M}$	Cycle time, SPICLK <sup>(4)</sup>	20		$256t_{c(VCLK)}$	ns
2 <sup>(4)</sup>	$t_{w(SPCH)M}$	Pulse duration, SPICLK high (clock polarity = 0)	$0.5t_{c(SPC)M} - 2$		$0.5t_{c(SPC)M} + 2$	ns
	$t_{w(SPCL)M}$	Pulse duration, SPICLK low (clock polarity = 1)	$0.5t_{c(SPC)M} - 2$		$0.5t_{c(SPC)M} + 2$	
3 <sup>(4)</sup>	$t_{w(SPCL)M}$	Pulse duration, SPICLK low (clock polarity = 0)	$0.5t_{c(SPC)M} - 2$		$0.5t_{c(SPC)M} + 2$	ns
	$t_{w(SPCH)M}$	Pulse duration, SPICLK high (clock polarity = 1)	$0.5t_{c(SPC)M} - 2$		$0.5t_{c(SPC)M} + 2$	
4 <sup>(4)</sup>	$t_{d(SPCH-SIMO)M}$	Delay time, SPISIMO valid before SPICLK low, (clock polarity = 0)	$0.5t_{c(SPC)M} - 7$			ns
	$t_{d(SPCL-SIMO)M}$	Delay time, SPISIMO valid before SPICLK high, (clock polarity = 1)	$0.5t_{c(SPC)M} - 7$			
5 <sup>(4)</sup>	$t_{v(SPCL-SIMO)M}$	Valid time, SPISIMO data valid after SPICLK low, (clock polarity = 0)	$0.5t_{c(SPC)M} - 8$			ns
	$t_{v(SPCH-SIMO)M}$	Valid time, SPISIMO data valid after SPICLK high, (clock polarity = 1)	$0.5t_{c(SPC)M} - 8$			
6 <sup>(5)</sup>	$t_{C2TDELAY}$	Setup time CS active until SPICLK high (clock polarity = 0)	CSHOLD = 0	$0.5 * t_{c(SPC)M} + (C2TDELAY + 2) * t_{c(VCLK)} - 7$	$0.5 * t_{c(SPC)M} + (C2TDELAY + 2) * t_{c(VCLK)} + 7.5$	ns
			CSHOLD = 1	$0.5 * t_{c(SPC)M} + (C2TDELAY + 2) * t_{c(VCLK)} - 7$	$0.5 * t_{c(SPC)M} + (C2TDELAY + 2) * t_{c(VCLK)} + 7.5$	
	Setup time CS active until SPICLK low (clock polarity = 1)	CSHOLD = 0	$0.5 * t_{c(SPC)M} + (C2TDELAY + 2) * t_{c(VCLK)} - 7$	$0.5 * t_{c(SPC)M} + (C2TDELAY + 2) * t_{c(VCLK)} + 7.5$		
		CSHOLD = 1	$0.5 * t_{c(SPC)M} + (C2TDELAY + 3) * t_{c(VCLK)} - 7$	$0.5 * t_{c(SPC)M} + (C2TDELAY + 3) * t_{c(VCLK)} + 7.5$		
7 <sup>(5)</sup>	$t_{T2CDELAY}$	Hold time, SPICLK low until CS inactive (clock polarity = 0)	$(T2CDELAY + 1) * t_{c(VCLK)} - 7.5$	$(T2CDELAY + 1) * t_{c(VCLK)} + 7$	ns	
		Hold time, SPICLK high until CS inactive (clock polarity = 1)	$(T2CDELAY + 1) * t_{c(VCLK)} - 7.5$	$(T2CDELAY + 1) * t_{c(VCLK)} + 7$		
8 <sup>(4)</sup>	$t_{su(SOMI-SPCL)M}$	Setup time, SPISOMI before SPICLK low (clock polarity = 0)	5			ns
	$t_{su(SOMI-SPCH)M}$	Setup time, SPISOMI before SPICLK high (clock polarity = 1)	5			
9 <sup>(4)</sup>	$t_{h(SPCL-SOMI)M}$	Hold time, SPISOMI data valid after SPICLK low (clock polarity = 0)	2			ns
	$t_{h(SPCH-SOMI)M}$	Hold time, SPISOMI data valid after SPICLK high (clock polarity = 1)	2			

- (1) The Controller bit (SPIGCRx.0) is set and the CLOCK PHASE bit (SPIFMTx.16) is set ( where x = 0 or 1 ).
- (2)  $t_{c(MSS\_VCLK)}$  = main subsystem clock time =  $1 / f_{(MSS\_VCLK)}$ . For more details, refer to the device Technical Reference Manual.
- (3) When the SPI is in Controller mode, the following must be true: For PS values from 1 to 255:  $t_{c(SPC)M} \geq (PS + 1)t_{c(MSS\_VCLK)} \geq 25$  ns, where PS is the prescale value set in the SPIFMTx.[15:8] register bits. For PS values of 0:  $t_{c(SPC)M} = 2t_{c(MSS\_VCLK)} \geq 25$  ns.
- (4) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17).
- (5) C2TDELAY and T2CDELAY is programmed in the SPIDELAY register



7-8. SPI Controller Mode External Timing (CLOCK PHASE = 1)



7-9. SPI Controller Mode Chip Select Timing (CLOCK PHASE = 1)

### 7.12.2.3 SPI Peripheral Mode I/O Timings

#### 7.12.2.3.1 SPI Peripheral Mode Switching Parameters (SPICLK = input, SPISIMO = input, and SPISOMI = output) <sup>(1)</sup> <sup>(2)</sup> <sup>(3)</sup>

SPECIFICATION NUMBER	PARAMETER <sup>(5)</sup>	MIN	TYP	MAX	UNIT
1	$t_{c(SPC)S}$	Cycle time, SPICLK <sup>(4)</sup>		20	ns
2	$t_{w(SPCH)S}$	Pulse duration, SPICLK high (clock polarity = 0)		8	ns
	$t_{w(SPCL)S}$	Pulse duration, SPICLK low (clock polarity = 1)		8	
3	$t_{w(SPCL)S}$	Pulse duration, SPICLK low (clock polarity = 0)		8	ns
	$t_{w(SPCH)S}$	Pulse duration, SPICLK high (clock polarity = 1)		8	
4	$t_{d(SPCH-SOMI)S}$	Delay time, SPISOMI valid after SPICLK high (clock polarity = 0)		10	ns
	$t_{d(SPCL-SOMI)S}$	Delay time, SPISOMI valid after SPICLK low (clock polarity = 1)		10	
5	$t_{h(SPCH-SOMI)S}$	Hold time, SPISOMI data valid after SPICLK high (clock polarity = 0)		2	ns
	$t_{h(SPCL-SOMI)S}$	Hold time, SPISOMI data valid after SPICLK low (clock polarity = 1)		2	
4	$t_{d(SPCH-SOMI)S}$	Delay time, SPISOMI valid after SPICLK high (clock polarity = 0; clock phase = 0) OR (clock polarity = 1; clock phase = 1)		14	ns
	$t_{d(SPCL-SOMI)S}$	Delay time, SPISOMI valid after SPICLK low (clock polarity = 1; clock phase = 0) OR (clock polarity = 0; clock phase = 1)		14	
5	$t_{h(SPCH-SOMI)S}$	Hold time, SPISOMI data valid after SPICLK high (clock polarity = 0; clock phase = 0) OR (clock polarity = 1; clock phase = 1)		2	ns
	$t_{h(SPCL-SOMI)S}$	Hold time, SPISOMI data valid after SPICLK low (clock polarity = 1; clock phase = 0) OR (clock polarity = 0; clock phase = 1)		2	
6	$t_{su(SIMO-SPCL)S}$	Setup time, SPISIMO before SPICLK low (clock polarity = 0; clock phase = 0) OR (clock polarity = 1; clock phase = 1)		2.1	ns
	$t_{su(SIMO-SPCH)S}$	Setup time, SPISIMO before SPICLK high (clock polarity = 1; clock phase = 0) OR (clock polarity = 0; clock phase = 1)		2.1	
7	$t_{h(SPCL-SIMO)S}$	Hold time, SPISIMO data valid after SPICLK low (clock polarity = 0; clock phase = 0) OR (clock polarity = 1; clock phase = 1)		1	ns
	$t_{h(SPCL-SIMO)S}$	Hold time, SPISIMO data valid after SPICLK high (clock polarity = 1; clock phase = 0) OR (clock polarity = 0; clock phase = 1)		1	

- (1) The Controller bit (SPIGCRx.0) is cleared ( where x = 0 or 1 ).
- (2) The CLOCK PHASE bit (SPIFMTx.16) is either cleared or set for CLOCK PHASE = 0 or CLOCK PHASE = 1 respectively.
- (3)  $t_{c(MSS\_VCLK)}$  = main subsystem clock time =  $1 / f_{(MSS\_VCLK)}$ . For more details, refer to the device Technical Reference Manual.
- (4) When the SPI is in Peripheral mode, the following must be true: For PS values from 1 to 255:  $t_{c(SPC)S} \geq (PS + 1)t_{c(MSS\_VCLK)} \geq 25$  ns, where PS is the prescale value set in the SPIFMTx.[15:8] register bits. For PS values of 0:  $t_{c(SPC)S} = 2t_{c(MSS\_VCLK)} \geq 25$  ns.
- (5) The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17).




図 7-10. SPI Peripheral Mode External Timing (CLOCK PHASE = 0)




図 7-11. SPI Peripheral Mode External Timing (CLOCK PHASE = 1)



### 7.12.3 Ethernet Switch (RGMII/RMII/MII) Peripheral

The device integrates a two port Ethernet with one external RGMII/RMII/MII port and another port servicing the Main Sub-System (MSS). This interface is intended to operate primarily as a 1000Mbps ECU interface. It can also be used as an instrumentation interface.

- Full Duplex 10/100/1000Mbps wire rate interface to Ethernet PHY
  - AWR2944P: over RGMII, or RMII, or MII parallel interface
  - AWR2E44P: over RGMII, or RMII parallel interface
- MDIO Clause 22 and 45 PHY management interface
- IEEE 1588 Synchronous Ethernet support
- AWR synchronous trigger output allowing Ethernet to trigger radar frames

#### 7.12.3.1 RGMII Timing Conditions


SPECIFICATION NUMBER	PARAMETER	MIN	TYP	MAX	UNIT
Input Conditions					
1	SR <sub>I</sub> Input Slew Rate	2.64		5	V/ns
Output Conditions					
3	C <sub>LOAD</sub> Output load capacitance	2		20	pF

#### 7.12.3.1.1 RGMII Transmit Clock Switching Characteristics

PARAMETER	DESCRIPTION	SPEED	MIN	MAX	UNIT
t <sub>c(TXC)</sub>	Cycle time, rgmiin_txc	10Mbps	360	440	ns
		100Mbps	36	44	ns
		1000Mbps	7.6	8.4	ns
t <sub>w(TXCH)</sub>	Pulse duration, rgmiin_txc high	10Mbps	160	240	ns
		100Mbps	16	24	ns
		1000Mbps	3.6	4.4	ns
t <sub>w(TXCL)</sub>	Pulse duration, rgmiin_txc low	10Mbps	160	240	ns
		100Mbps	16	24	ns
		1000Mbps	3.6	4.4	ns
t <sub>t(TXC)</sub>	Transition time, rgmiin_txc	10Mbps		1.4	ns
		100Mbps		1.4	ns
		1000Mbps		0.75	ns

#### 7.12.3.1.2 RGMII Transmit Data and Control Switching Characteristics

PARAMETER	DESCRIPTION	MODE	MIN	MAX	UNIT
t <sub>osu(TXD-TXC)</sub>	Output Setup time, transmit selected signals valid to MSS_RGMII_TCLK high/low	RGMII, Internal Delay Enabled, 10M/100M/1000M	1.2		ns
t <sub>oh(TXC-TXD)</sub>	Output Hold time, transmit selected signals valid after MSS_RGMII_TCLK high/low	RGMII, Internal Delay Enabled, 10M/100M/1000M	1.2		ns



- A. TxC is delayed internally before being driven to the  $rgmiin\_txc$  pin. This internal delay is always enabled.
- B. Data and control information is transmitted using both edges of the clocks.  $rgmiin\_txd[3:0]$  carries data bits 3-0 on the rising edge of  $rgmiin\_txc$  and data bits 7-4 on the falling edge of  $rgmiin\_txc$ . Similarly,  $rgmiin\_txctl$  carries TXEN on rising edge of  $rgmiin\_txc$  and TXERR of falling edge of  $rgmiin\_txc$ .

**图 7-12. RGMII Transmit Interface Switching Characteristics**


**7.12.3.1.3 RGMII Receive Clock Timing Requirements**

PARAMETER	DESCRIPTION	SPEED	MIN	MAX	UNIT
$t_c(RXC)$	Cycle time, $rgmiin\_rxc$	10Mbps	360	440	ns
		100Mbps	36	44	ns
		1000Mbps	7.6	8.4	ns
$t_w(RXCH)$	Pulse duration, $rgmiin\_rxc$ high	10Mbps	160	240	ns
		100Mbps	16	24	ns
		1000Mbps	3.6	4.4	ns
$t_w(RXCL)$	Pulse duration, $rgmiin\_rxc$ low	10Mbps	160	240	ns
		100Mbps	16	24	ns
		1000Mbps	3.6	4.4	ns
$t_t(RXC)$	Transition time, $rgmiin\_rxc$	10Mbps		1.4	ns
		100Mbps		1.4	ns
		1000Mbps		0.75	ns

ADVANCE INFORMATION

### 7.12.3.1.4 RGMII Receive Data and Control Timing Requirements

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
5	$t_{su}(RXD-RXCH)$	Setup time, receive selected signals valid before MSS_RGMII_RCLK high/low	1.2		ns
6	$t_h(RXCH-RXD)$	Hold time, receive selected signals valid after MSS_RGMII_RCLK high/low	1.2		ns



- A.  $rgmiin\_rxc$  must be externally delayed relative to the data and control pins.
- B. Data and control information is received using both edges of the clocks. MSS\_RGMII\_RXD[3:0] carries data bits 3-0 on the rising edge of  $rgmiin\_rxc$  and data bits 7-4 on the falling edge of  $rgmiin\_rxc$ . Similarly,  $rgmiin\_rxtl$  carries RXDV on rising edge of  $rgmiin\_rxc$  and RXERR on falling edge of  $rgmiin\_rxc$ .


7-13. MAC Receive Interface Timing, RGMII operation

### 7.12.3.1.5 RMII Transmit Clock Switching Characteristics

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
RMII7	$t_c(REF\_CLK)$	Cycle time, REF_CLK	20		ns
RMII8	$t_w(REF\_CLKH)$	Pulse duration, REF_CLK high	7	13	ns
RMII9	$t_w(REF\_CLKL)$	Pulse duration, REF_CLK low	7	13	ns
RMII10	$t_t(REF\_CLK)$	Transition time, REF_CLK		3	ns

### 7.12.3.1.6 RMII Transmit Data and Control Switching Characteristics

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
RMII11	$t_d(REF\_CLK-TXD)$	Delay time, REF_CLK high to selected transmit signals valid	2	14.2	ns
	$t_{dd}(REF\_CLK-TXEN)$				



SPRS8xx\_GMAC\_RMII\_TX\_06


7-14. MAC Transmit Interface Timing, RMII operation

### 7.12.3.1.7 RMII Receive Clock Timing Requirements

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
RMII1	$t_{c(REF\_CLK)}$	Cycle time, REF_CLK	20		ns
RMII2	$t_{w(REF\_CLKH)}$	Pulse duration, REF_CLK high	7	13	ns
RMII3	$t_{w(REF\_CLKL)}$	Pulse duration, REF_CLK low	7	13	ns
RMII4	$t_{t(REF\_CLK)}$	Transition time, REF_CLK		3	ns

### 7.12.3.1.8 RMII Receive Data and Control Timing Requirements

NO.	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
RMII5	$t_{su(RXD-REF\_CLK)}$	Setup time, receive selected signals valid before REF_CLK	4		ns
	$t_{su(CRS\_DV-REF\_CLK)}$				
	$t_{su(RX\_ER-REF\_CLK)}$				
RMII6	$t_{h(REF\_CLK-RXD)}$	Hold time, receive selected signals valid after REF_CLK	2		ns
	$t_{h(REF\_CLK-CRS\_DV)}$				
	$t_{h(REF\_CLK-RX\_ER)}$				



SPRS8xx\_GMAC\_RMII\_RX\_05

图 7-15. MAC Receive Interface Timing, RMII operation

### 7.12.3.1.9 MII Transmit Switching Characteristics

PARAMETER	DESCRIPTION	MIN	MAX	UNIT
$t_{d(TX\_CLK-TXD)}$	Delay time, miin_txclk to transmit selected signals valid	0	25	ns
$t_{d(TX\_CLK-TX\_EN)}$				
$t_{d(TX\_CLK-TX\_ER)}$				




图 7-16. MAC Transmit Interface Timing, MII operation

### 7.12.3.1.10 MII Receive Timing Requirements

PARAMETER	DESCRIPTION	MIN	MAX	UNIT
$t_{su(RXD-RX\_CLK)}$	Setup time, receive selected signals valid before miin_rxclk	8		ns
$t_{su(RX\_DV-RX\_CLK)}$				
$t_{su(RX\_ER-RX\_CLK)}$				

PARAMETER	DESCRIPTION	MIN	MAX	UNIT
$t_{h(RX\_CLK-RXD)}$	Hold time, receive selected signals valid after miin_rxclk	8		ns
$t_{h(RX\_CLK-RX\_DV)}$				
$t_{h(RX\_CLK-RX\_ER)}$				




図 7-17. MAC Receive Interface Timing, MIIn operation

### 7.12.3.1.11 MII Transmit Clock Timing Requirements

PARAMETER	DESCRIPTION	SPEED	MIN	MAX	UNIT
$t_c(TX\_CLK)$	Cycle time, miin_txclk	10Mbps	400		ns
		100Mbps	40		ns
$t_w(TX\_CLKH)$	Pulse duration, miin_txclk high	10Mbps	140	260	ns
		100Mbps	14	26	ns
$t_w(TX\_CLKL)$	Pulse duration, miin_txclk low	10Mbps	140	260	ns
		100Mbps	14	26	ns
$t_t(TX\_CLK)$	Transition time, miin_txclk	10Mbps		3	ns
		100Mbps		3	ns




図 7-18. Clock Timing (MAC Transmit) - MIIn operation

### 7.12.3.1.12 MDIO Interface Timings

**注意**

The IO Timings provided in this section are only valid for some MAC usage modes when the corresponding Virtual IO Timings or Manual IO Timings are configured as described in the tables found in this section.

表 7-7, 表 7-8 and 図 7-19 present switching characteristics and timing requirements for the MDIO interface.

表 7-7. Timing Requirements for MDIO Input

No	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
MDIO1	$t_c(MDC)$	Cycle time, MDC	400		ns
MDIO2	$t_w(MDCH)$	Pulse Duration, MDC High	160		ns
MDIO3	$t_w(MDCL)$	Pulse Duration, MDC Low	160		ns
MDIO4	$t_{su}(MDIO-MDC)$	Setup time, MDIO valid before MDC High	90		ns

表 7-7. Timing Requirements for MDIO Input (続き)

No	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
MDIO5	$t_{h(MDIO\_MDC)}$	Hold time, MDIO valid from MDC High	0		ns

表 7-8. Switching Characteristics Over Recommended Operating Conditions for MDIO Output

NO	PARAMETER	DESCRIPTION	MIN	MAX	UNIT
MDIO6	$t_{l(MDC)}$	Transition time, MDC		5	ns
MDIO7	$t_{d(MDC-MDIO)}$	Delay time, MDC low to MDIO valid	10	$(P * 0.5) - 10$	ns




図 7-19. MAC MDIO diagrams

ADVANCE INFORMATION

### 7.12.4 LVDS/Aurora Instrumentation and Measurement Peripheral

The device supports a set of LVDS interfaces in two different modes.

- Legacy LVDS mode
- STM-TWP Aurora interface

The LVDS IO are shared between the above two measurement interface options.

Following features are supported :

- 2-data lane LVDS interface (two additional lanes for Data Clock and Frame Clock)
- 4-Lane STM-TWP-Aurora-LVDS interface mode. It has the following features:
  - Configurable lane of operation.
  - Transmit data compliant to Aurora 8B/10B Serial Simplex Operation
  - Transmit data compliant to Aurora 64B/66B Serial Simplex Operation

Please see the device TRM for information regarding programming options for both LVDS interfaces.

#### 7.12.4.1 LVDS Interface Configuration

The supported LVDS lane configuration is 1-data lane (LVDS\_TXP/M), one Bit Clock lane (LVDS\_\_TXxx\_CLKP/M) and one Frame clock lane (LVDS\_TXxx\_FRCLKP/M). The LVDS interface supports programmable data rates with the maximum being 900Mbps (450MHz DDR Clock).

Note that the bit clock is in DDR format and hence the number of toggles in the clock is equivalent to data.




図 7-20. LVDS Interface Lane Configuration And Relative Timings

#### 7.12.4.2 LVDS Interface Timings




図 7-21. Timing Parameters

表 7-9. LVDS Electrical Characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Duty Cycle Requirements	max 1 pF lumped capacitive load on LVDS lanes	48%		52%	
Output Differential Voltage	peak-to-peak single-ended with 100 Ω resistive load between differential pairs	250		450	mV

表 7-9. LVDS Electrical Characteristics (続き)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output Offset Voltage		1125		1275	mV
Trise and Tfall	20%-80%, 900Mbps		330		ps
Jitter (pk-pk)	900 Mbps		80		ps

### 7.12.5 UART Peripheral

The device includes four UART interfaces. One UART is intended as a secondary boot loader source, one is intended for use as a register debug interface (with XDS110 emulator) and the remaining two are meant for general UART communication support.

- Maximum baud-rate supported shall be at least 1536K baud in all the different clock frequency modes
- UART interfaces multiplexed with other I/O to allow for widest peripheral use flexibility

#### 7.12.5.1 SCI Timing Requirements

	MIN	TYP	MAX	UNIT
f(baud) Supported baud rate at 20 pF		921.6		kHz

### 7.12.6 Inter-Integrated Circuit Interface (I2C)

The device supports one Controller/Target Inter-integrated Circuit interface and is intended to be connected to an external PMIC or EEPROM device (alternative control SPI).

The I2C has the following features:

- Standard/fast mode I2C interface compliant with Philips I2C bus specification, v2.1 (The I2C Specification, Philips document number 9398 393 40011)
  - Bit/Byte format transfer
  - 7-bit and 10-bit device addressing modes
  - General call
  - START byte
  - Multi-controller transmitter/ target receiver mode
  - Multi-controller receiver/ target transmitter mode
  - Combined controller transmit/receive and receive/transmit mode
  - Transfer rates of 100 kbps up to 400 kbps (Phillips fast-mode rate)
- Free data format
- Two DMA events (transmit and receive)
- DMA event enable/disable capability
- Module enable/disable capability
- The SDA and SCL are optionally configurable as general purpose I/O
- Slew rate control of the outputs
- Open drain control of the outputs
- Programmable pullup/pulldown capability on the inputs
- Supports Ignore NACK mode

#### 注

This I2C module does not support:


- High-speed (HS) mode
- C-bus compatibility mode
- The combined format in 10-bit address mode (the I2C sends the target address second byte every time it sends the target address first byte)



7.12.6.1 I2C Timing Requirements (1)

		STANDARD MODE		FAST MODE		UNIT
		MIN	MAX	MIN	MAX	
$t_{c(SCL)}$	Cycle time, SCL	10		2.5		$\mu\text{s}$
$t_{su(SCLH-SDAL)}$	Setup time, SCL high before SDA low (for a repeated START condition)	4.7		0.6		$\mu\text{s}$
$t_{h(SCLL-SDAL)}$	Hold time, SCL low after SDA low (for a START and a repeated START condition)	4		0.6		$\mu\text{s}$
$t_{w(SCLL)}$	Pulse duration, SCL low	4.7		1.3		$\mu\text{s}$
$t_{w(SCLH)}$	Pulse duration, SCL high	4		0.6		$\mu\text{s}$
$t_{su(SDA-SCLH)}$	Setup time, SDA valid before SCL high	250		100		$\mu\text{s}$
$t_{h(SCLL-SDA)^{(1)}}$	Hold time, SDA valid after SCL low	0	3.45	0	0.9	$\mu\text{s}$
$t_{w(SDAH)}$	Pulse duration, SDA high between STOP and START conditions	4.7		1.3		$\mu\text{s}$
$t_{su(SCLH-SDAH)}$	Setup time, SCL high before SDA high (for STOP condition)	4		0.6		$\mu\text{s}$
$t_{w(SP)}$	Pulse duration, spike (must be suppressed)			0	50	ns
$C_b^{(2)(3)}$	Capacitive load for each bus line		400		400	pF

- (1) The I2C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered down.
- (2) The maximum  $t_{h(SDA-SCLL)}$  for I2C bus devices has only to be met if the device does not stretch the low period ( $t_{w(SCLL)}$ ) of the SCL signal.
- (3)  $C_b$  = total capacitance of one bus line in pF. If mixed with fast-mode devices, faster fall-times are allowed.



7-22. I2C Timing Diagram

注

- A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIHmin of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- The maximum  $t_{h(SDA-SCLL)}$  has only to be met if the device does not stretch the LOW period ( $t_{w(SCLL)}$ ) of the SCL signal. E.A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement  $t_{su(SDA-SCLH)} \geq 250$  ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line  $t_{r \max} + t_{su(SDA-SCLH)}$ .

### 7.12.7 Controller Area Network - Flexible Data-rate (CAN-FD)

The device integrates two CAN-FD interfaces, MSS\_MCANA and MSS\_MCANB. This enables support of a typical use case where one CAN-FD interface is used as ECU network interface while the other interface is used as a local network interface, providing communication with the neighboring sensors.

- Support CAN-FD according to ISO 11898-7 protocol with data rate up to 8Mbps
- Multiplexed GPIO can be used for CAN-FD external driver control
- AWRx synchronous trigger output allows CAN-FD to trigger radar frames

#### 7.12.7.1 Dynamic Characteristics for the CAN-FD TX and RX Pins

PARAMETER <sup>(1)</sup>		MIN	TYP	MAX	UNIT
$t_{d(MSS\_CANA\_TX)}$	Delay time, transmit shift register to MSS_CANA_TX pin			15	ns
$t_{d(MSS\_CANB\_TX)}$	Delay time, transmit shift register to MSS_CANB_TX pin			15	ns
$t_{d(MSS\_MCANA\_RX)}$	Delay time, MSS_MCANA_RX pin to receive shift register			10	ns
$t_{d(MSS\_MCANB\_RX)}$	Delay time, MSS_MCANB_RX pin to receive shift register			10	ns

(1) These values do not include rise/fall times of the output buffer.

### 7.12.8 CSI2 Receiver Peripheral

The device integrates one 3-lane MIPI CSI2, D-PHY receiver peripheral in the Radio processing subsystem. The CSI2 interface is primarily functional of operating as a hardware-in-the-loop (HIL) interface, allowing for the playback of recorded radar data for development purposes.

- Interface is compliant with the MIPI CSI-2 D-PHY standard revision 1.2
- 1x 3-lane (2 data lanes, 1 clock lane) CSI2 receiver interface, working simultaneously at 600Mbps/lane
- 2-lane, or 1-lane CSI2 configurations
- Support for 4 simultaneous virtual channels and data types
- Support for 8/10/12/14/16-bit RAW data mode with capability of sign extension or zero padding to align with 16-bit memory addressing for RAW 10/12/14 modes
- Support for user defined data types

Please refer to the device Technical Reference Manual for a complete description of all the programmable options.

#### 7.12.8.1 CSI2 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNIT
<b>Low Power Receiver (LP-RX)</b>					
$V_{IL}$ <sup>(1)</sup>	Logic 0 input threshold			550	mV
$V_{IH}$ <sup>(2)</sup>	Logic 1 input threshold	880			mV
$V_{HYST}$	Input Hysteresis	25			mV
<b>High Speed Receiver (HS-RX)</b>					
$V_{IDTH}$	Differential input high threshold	70			mV
$V_{IDTL}$	Differential input low threshold			-70	mV
$V_{IDMAX}$	Maximum differential input voltage			270	mV
$V_{ILHS}$	Single-ended input low voltage	-40			mV
$V_{IHHS}$	Single-ended input high voltage			460	mV
$V_{CMRXDC}$	Common-mode voltage	70		330	mV
$\Delta V_{CMRX(HF)}$	Common-mode interference beyond 450MHz			200	mVPP
$\Delta V_{CMRX(LF)}$	Common mode interference 50MHz – 450MHz	-50		50	mVPP

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNIT
<b>HS DATA-CLOCK Timing Specification</b> (3) (5)					
$U_{INST}$	Data/Clock Unit Interval	1.11			ns
$T_{SETUP}$	Data to Clock setup time	166			ps
$T_{HOLD}$	Clock to Data hold time	166			ps
$T_R, T_F$ (4)	Rise/Fall Times	166	$0.4 * U_{INST}$		ps

- (1) The input low-level voltage,  $V_{IL}$ , is the voltage at which the receiver is required to detect a low state in the input signal.  $V_{IL}$  is larger than the maximum single-ended line voltage during HS transmission. Therefore, both LP receivers will detect low during HS signaling.
- (2) The input high-level voltage,  $V_{IH}$ , is the voltage at which the receiver is required to detect a high state in the input signal.
- (3)  $T_{SKEW}$  in the figure is the skew between the clock and data HS signals that can be tolerated at the receiver input. It is only a descriptive parameter. Rx timing is specified by  $T_{SETUP}/T_{HOLD}$  only.
- (4) Rise/Fall from  $V_{IDTL}$  to  $V_{IDTH}$ .
- (5) Setup/hold specification is assuming identical common mode and rise/fall time for both data and clock lane at receiver input. i.e.  $V_{CMRXDC}$  and  $T_R, T_F$  must be same for clock lane and data lane while measuring  $T_{SETUP}$  and  $T_{HOLD}$




図 7-23. Clock and Data Timing in HS Transmission

### 7.12.9 Enhanced Pulse-Width Modulator (ePWM)

The device includes three Enhanced Pulse-Width Modulation (ePWM) modules. These modules can be used to generate duty-cycled controlled waveforms for a power regulator, or a power management systems, or more complex waveforms for motor control applications.

The module supports the following features:

- Dedicated 16-bit time-base counter with period and frequency control for each PWM module
- Each module contains two PWM outputs (EPWMxA and EPWMxB) that shall be usable in the following configurations:
  - Two independent PWM outputs with single-edge operation
  - Two independent PWM outputs with dual-edge symmetric operation
  - One independent PWM output with dual-edge asymmetric operation

### 7.12.10 General-Purpose Input/Output

セクション 7.12.10.1 lists the switching characteristics of output timing relative to load capacitance.

#### 7.12.10.1 Switching Characteristics for Output Timing versus Load Capacitance ( $C_L$ ) <sup>(1)</sup> <sup>(2)</sup>

PARAMETER		TEST CONDITIONS	VIOIN = 1.8V	VIOIN = 3.3V	UNIT	
$t_r$	Max rise time	Slew control = 0	$C_L = 20\text{pF}$	2.8	3.0	ns
			$C_L = 50\text{pF}$	6.4	6.9	
			$C_L = 75\text{pF}$	9.4	10.2	
$t_f$	Max fall time		$C_L = 20\text{pF}$	2.8	2.8	ns
			$C_L = 50\text{pF}$	6.4	6.6	
			$C_L = 75\text{pF}$	9.4	9.8	
$t_r$	Max rise time	Slew control = 1	$C_L = 20\text{pF}$	3.3	3.3	ns
			$C_L = 50\text{pF}$	6.7	7.2	
			$C_L = 75\text{pF}$	9.6	10.5	
$t_f$	Max fall time		$C_L = 20\text{pF}$	3.1	3.1	ns
			$C_L = 50\text{pF}$	6.6	6.6	
			$C_L = 75\text{pF}$	9.6	9.6	

(1) Slew control, which is configured by PADxx\_CFG\_REG, changes behavior of the output driver (faster or slower output slew rate).

(2) The rise/fall time is measured as the time taken by the signal to transition from 10% and 90% of VIOIN voltage.

## 7.13 Emulation and Debug

### 7.13.1 Emulation and Debug Description

#### 7.13.2 JTAG Interface

The JTAG interface implements the IEEE1149.1 standard interface for processor debug and boundary scan testing.

セクション 7.13.2.1 and セクション 7.13.2.2 assume the operating conditions stated in 図 7-24.

#### 7.13.2.1 Timing Requirements for IEEE 1149.1 JTAG

表 7-10. JTAG Timing Conditions

		MIN	TYP	MAX	UNIT
Input Conditions					
$t_R$	Input rise time	1		3	ns
$t_F$	Input fall time	1		3	ns
Output Conditions					
$C_{LOAD}$	Output load capacitance	2		15	pF

表 7-11. JTAG Timing Requirements

NO.			MIN	TYP	MAX	UNIT
1	$t_c(TCK)$	Cycle time TCK	33.33			ns
1a	$t_w(TCKH)$	Pulse duration TCK high (40% of $t_c$ )	13.33			ns
1b	$t_w(TCKL)$	Pulse duration TCK low (40% of $t_c$ )	13.33			ns
3	$t_{su}(TDI-TCK)$	Input setup time TDI valid to TCK high	2.5			ns
3	$t_{su}(TMS-TCK)$	Input setup time TMS valid to TCK high	2.5			ns
4	$t_h(TCK-TDI)$	Input hold time TDI valid from TCK high	18			ns
4	$t_h(TCK-TMS)$	Input hold time TMS valid from TCK high	18			ns

#### 7.13.2.2 Switching Characteristics for IEEE 1149.1 JTAG

NO.	PARAMETER		MIN	TYP	MAX	UNIT
2	$t_d(TCKL-TDOV)$	Delay time, TCK low to TDO valid	0		21	ns




図 7-24. JTAG Timing

ADVANCE INFORMATION

### 7.13.3 ETM Trace Interface

The ETM Trace interface provides a means of exporting real time processor debug information to a host PC through a compatible emulator toolset.

セクション 7.13.3.1 and セクション 7.13.3.2 describe the operating conditions shown in 図 7-25 and 図 7-26.

#### 7.13.3.1 ETM TRACE Timing Requirements

		MIN	TYP	MAX	UNIT
Output Conditions					
C <sub>LOAD</sub>	Output load capacitance	2		20	pF

#### 7.13.3.2 ETM TRACE Switching Characteristics

NO.	PARAMETER	MIN	TYP	MAX	UNIT
1	t <sub>cyc</sub> (ETM) Cycle time, TRACECLK period	16			ns
2	t <sub>h</sub> (ETM) Pulse Duration, TRACECLK High	7			ns
3	t <sub>l</sub> (ETM) Pulse Duration, TRACECLK Low	7			ns
4	t <sub>r</sub> (ETM) Clock and data rise time			3.3	ns
5	t <sub>f</sub> (ETM) Clock and data fall time			3.3	ns
6	t <sub>d</sub> (ETMTRACECLKH-ETMDATAV) Delay time, ETM trace clock high to ETM data valid	1		14.5	ns
7	t <sub>d</sub> (ETMTRACECLKL-ETMDATAV) Delay time, ETM trace clock low to ETM data valid	1		14.5	ns




図 7-25. ETMTRACECLKOUT Timing




図 7-26. ETMDATA Timing

## 8 Detailed Description


### 8.1 Overview

The AWR2944P/AWR2E44P is a "Performance" expansion to the AWR2944 portfolio with enhanced RF and compute performance to meet NCAP + Automated Driving requirements. The AWR2944P/AWR2E44P is also highly integrated millimeter wave radar sensor, and has two variants, the AWR2E44P and the AWR2944P, both of which includes four transmit and four receive channels. The AWR2E44P incorporates Launch on Package (LOP) technology, which enables loss-less transmission of signals from the AWR2E44P chip to the antenna via holes in the PCB & launches on the bottom of the chip. The chip and antenna are directly soldered to the PCB enabling low cost PCB material to be used instead of expensive high-frequency material.

AWR2944P/AWR2E44P is a single-chip radar solution integrating all necessary radar components including RF, analog, and digital processing circuits. The device utilized frequency modulated continuous wave (FMCW) Radar enabling accurate measurement of distance and relative velocity in its field of view (FoV) operating in the 76-81GHz frequency range. Additionally, the device can communicate to the vehicle's central ECU via CAN-FD and Ethernet interfaces.

### 8.2 Functional Block Diagram

Figure 8-1 represents the functional block diagram for the device.



- A. This feature is only available in select part variants as indicated by the Device Type identifier in the セクション 3, Device Information table.

Figure 8-1. Functional Block Diagram



## 8.3 Subsystems

### 8.3.1 RF and Analog Subsystem

The RF and analog subsystem includes the RF and analog circuitry – namely, the synthesizer, PA, LNA, mixer, IF, and ADC. This subsystem also includes the crystal oscillator and temperature sensors. The four transmit and the receive channels can all be operated simultaneously for transmit beamforming purpose and receiving data as required.


#### 8.3.1.1 RF Clock Subsystem

The device clock subsystem generates 76 to 81GHz from an input reference of 50MHz crystal. It has a built-in oscillator circuit followed by an Analog PLL and a RF synthesizer circuit. The output of the RF synthesizer is then processed by an x4 multiplier to create the required frequency in the 76 to 81GHz spectrum. The RF synthesizer output can be modulated by the timing engine block to create the required waveforms for effective sensor operation or it can input a fixed signal of 1GHz directly from APLL.

The Analog PLL also provides a reference clock for the host processor after system wakeup.

The clock subsystem also has built-in mechanisms for detecting the presence of a crystal and monitoring the quality of the generated clock.

☒ 8-2 describes the clock subsystem.



☒ 8-2. RF Clock Subsystem

### 8.3.1.2 Transmit Subsystem

The device Transmit subsystem consists of four parallel transmit chains, each with independent phase and amplitude control. All four transmitters can be used simultaneously or in time-multiplexed fashion. The device supports binary phase modulation and a 6 bit programmable phase shifter for beamforming control on a per chirp basis for each channel as indicated in the figure below.

Each transmit chain can deliver the typical power referenced in セクション 7.8 at the antenna port on the PCB. The transmit chains also support programmable backoff for system optimization.

図 8-3 describes the transmit subsystem.




図 8-3. Transmit Subsystem (Per Channel)

### 8.3.1.3 Receive Subsystem

The device Receive subsystem consists of four parallel channels. A single receive channel consists of an LNA, mixer, IF filtering, ADC conversion, and decimation. All four receive channels can be operational at the same time. An individual power-down option is also available for system optimization.

The device supports a real-only receiver. The band-pass IF chain has configurable cutoff frequencies above 300 kHz and can support bandwidths up to 20MHz.

図 8-4 describes the receive subsystem.




図 8-4. Receive Subsystem (Per Channel)

#### 8.3.1.4 Processor Subsystem

Figure 8-5 shows the block diagram for customer programmable processor subsystems in the device. At a high level there are two customer programmable subsystems. Left hand side shows the DSP Subsystem which contains TI's high performance C66x DSP, HWA 2.1, a high-bandwidth interconnect for high performance (128-bit, 150MHz), and associated peripherals – six EDMAs for data transfer, Aurora and LVDS interface for Measurement data output, L3 Radar data cube memory, ADC buffers, and CRC engine.

For more information, see the [TMS320C66x DSP CorePac User Guide](#)


The right side of the diagram shows the Main subsystem (MSS). The Main subsystem, as the name suggests, is the primary controller of the device and controls all the device peripherals and house-keeping activities of the device. The Main subsystem contains a Cortex-R5F (MSS R5F) processor and associated peripherals and housekeeping components such as EDMAs, CRC, and peripherals (I<sup>2</sup>C, UART, SPIs, CAN-FD, EPWM, and others) connected to the primary interconnect through the Peripheral Central Resource (PCR interconnect).

The Radio Processing Subsystem or the BIST Subsystem (RSS) is responsible for initializing and calibrating the Analog/RF modules. RSS periodically monitors the Analog/RF functionality such that all the Analog/RF modules work in their defined limits.

General-Purpose ADC (GPADC), Fast Fourier Transformation engine (FFT engine) and other modules are provided to monitor the signal from different points in the transmitter and receiver chains. Digital front-end filters (DFE), Ramp Generation module and Analog/DFE registers, which are mainly under the control of BSS, can be indirectly controlled through the API calls from the Main Subsystem.

The device also integrates one two-lane CSI2 receiver interfaces in the radio processing subsystem. The prime functionality of this interface is the Hardware in loop (HIL) functionality, that can be used to perform the radar operations feeding the captured data from outside into the device without involving the RF subsystem.

Refer to the Device [TRM \(Technical Reference Manual\)](#) for MSS Cortex-R5F and DSP C66x memory map.



8-5. Processor Subsystem

### 8.3.2 Automotive Interfaces

The device communicates with the automotive network over the following main interfaces:

- CAN-FD
- Ethernet

## 8.4 Other Subsystems

### 8.4.1 Hardware Accelerator Subsystem

In addition to the DSP core, the device incorporates Radar Hardware Accelerators (HWA2.1) to offload the DSP from pre-processing computations.

To understand the capabilities offered by the Radar Hardware Accelerator 2.1 so as to achieve the desired functionality, please refer to the Hardware Accelerator 2.1 section in the [Device Technical reference Manual](#).

### 8.4.2 Security – Hardware Security Module

A Hardware Security Module (HSM), which performs a secure zone operation, is provisioned in the device (*operational only in select part variants*). A programmable Arm Cortex-M4 core is available to implement the crypto-agility requirements.

The cryptographic algorithms can be accelerated using the hardware modules in the HSM. Functions include acceleration of AES, SHA, and public key accelerator (PKA) to perform math operations for asymmetric key cryptographic requirements and true random number generation.

The Main subsystem (MSS) Cortex-R5F processor interfaces with the HSM subsystem to perform the cryptographic operations required for the secure boot and secure runtime communications.

*Further details on Security can be found in the concerned collaterals.*

### 8.4.3 ADC Channels (Service) for User Application

The device includes provision for an ADC service for user application, where the GPADC engine present inside the device can be used to measure up to nine external and internal voltages based on device variant. The ADC pins are used for this purpose are referenced in [セクション 6.5](#).

注

GPADC structures are also used for measuring the output of internal temperature sensors.

GPADC Specifications:

- 625Ksps SAR ADC
- 0 to 1.8V input range
- 10-bit resolution




図 8-6. GPADC Path

表 8-1. GP-ADC Parameter

PARAMETER	TYP	UNIT
ADC supply	1.8	V
ADC unbuffered input voltage range	0 – 1.8	V
ADC buffered input voltage range <sup>(1)</sup>	0.4 – 1.3	V
ADC resolution	10	bits
ADC offset error	±5	LSB
ADC gain error	±5	LSB
ADC DNL	-1/+2.5	LSB
ADC INL	±2.5	LSB
ADC sample rate	625	Ksps
ADC sampling time	400	ns
ADC internal cap	10	pF
ADC buffer input capacitance	2	pF
ADC input leakage current	3	uA

(1) Outside of given range, the buffer output will become nonlinear.

## 9 Monitoring and Diagnostics

### 9.1 Monitoring and Diagnostic Mechanisms

表 9-1 is a list of the main monitoring and diagnostic mechanisms available in the device.

**表 9-1. Monitoring and Diagnostic Mechanisms for AWR2944P/AWR2E44P**

NO	FEATURE	DESCRIPTION
<b>MAIN SUBSYSTEM</b>		
1	Lockstep operation of MSS R5F Core	Device architecture supports lockstep operation of the MSS R5F core that is the operating core in the Main subsystem that is provisioned as the safety island in the device.
2	Boot time LBIST For MSS R5F Core and associated VIM	Device architecture supports hardware logic BIST (LBIST) engine self-test Controller (STC). This logic is used to provide a very high diagnostic coverage (>90%) on the MSS R5F CPU core and Vectored Interrupt Module (VIM) at a transistor level. LBIST for the CPU and VIM need to be triggered by application code before starting the functional safety application. A reset of the CPU is initiated at the end of the STC operation and the reset cause register captures the status of reset. The STC registers can then be read out to identify the status of the STC execution to determine if there were any errors. CPU stays there in while loop and does not proceed further if a fault is identified. There can be a fault injection test also performed which leads to a reset of the CPU with the error status signaled in the STC registers.
3	Boot time PBIST for MSS R5F Memories	MSS R5F has tightly coupled memories (TCM) Level 1 (L1) memories TCMA, TCMB0 and TCMB1 as well as the level 2 (L2) memories. Device architecture supports a hardware programmable memory BIST (PBIST) engine. This logic is used to provide a very high diagnostic coverage (March-13n) on the implemented MSS R5F TCMs at a transistor level. PBIST for L1 and L2 memories is triggered by the bootloader at the boot time before starting download of application from flash or a peripheral interface. The CPU is in a while loop and does not proceed further if a fault is identified.
4	End to End ECC for MSS R5F Memories	The TCMs and L2 memory diagnostic support a single error correction, double error detection (SECDED) ECC diagnostic. For L2 memory, an 8-bit code word is used to store the ECC data as calculated over the 64-bit data bus. For TCMs, a 7-bit code word is used to store the ECC data for a 32-bit data bus. ECC evaluation for TCMs is done by the ECC control logic inside the CPU. This scheme provides end-to-end diagnostics on the transmissions between CPU and TCM. CPU can be configured to have predetermined response (ignore or abort generation) to single and double bit error conditions.
5	MSS R5F bit multiplexing	Logical TCM and L2 memory word and the associated ECC code is split and stored in two physical SRAM banks. This scheme provides an inherent diagnostic mechanism for address decode failures in the physical SRAM banks. Faults in the bank addressing are detected by the CPU as an ECC fault. Further, bit multiplexing scheme is implemented such that the bits accessed to generate a logical (CPU) word are not physically adjacent. This scheme helps to reduce the probability of physical multi-bit faults resulting in logical multi-bit faults; rather the faults manifest as multiple single bit faults. As the SECDED TCM ECC can correct a single bit fault in a logical word, this scheme improves the usefulness of the TCM ECC diagnostic. Both these features are hardware features and cannot be enabled or disabled by application software.
6	Clock Monitor	Device architecture supports four digital clock comparators (EDCCs) and an internal RCOSC. Dual functionality is provided by these modules – clock detection and clock monitoring. EDCCA is dedicated for ADPLL/APLL lock detection monitoring, comparing the ADPLL/APLL output divided version with the Reference input clock of the device. Failure detection for EDCCA can be programmed to cause the device to go into limp mode. Additionally, there is a provision to feed an external reference clock to monitor the internal clock using the EDCCA. EDCCB, EDCCC, EDCCD module is one which is available for user software. Any two clocks can be compared. One example is to compare the CPU clock with the reference or internal RCOSC clock source. Failure detection is indicated to the MSS R5F CPU through the Error Signaling Module (ESM).
7	RTI/WDT for MSS R5F	Device architecture supports the use of an internal watchdog that is implemented in the real-time interrupt (RTI) module. The internal watchdog has two modes of operation: digital watchdog (DWD) and digital windowed watchdog (DWW). The modes of operation are mutually exclusive; the designer can elect to use one mode or the other but not both at the same time. Watchdog can issue either an internal (warm) system reset or a CPU non-mask able interrupt upon detection of a failure. The Watchdog is enabled by the bootloader in DWD mode at boot time to track the boot process. When the application code takes control, the watchdog can be configured again for the mode and timings based on the application requirements.
8	MPU for MSS R5F	The Cortex-R5F CPU includes an MPU. The MPU logic can be used to provide spatial separation of software tasks in the device memory. The Cortex-R5F MPU supports 16 regions. The operating system controls the MPU and changes the MPU settings based on the needs of each task. A violation of a configured memory protection policy results in a CPU abort.
9	PBIST for Peripheral interface SRAMs - SPIs, CANs, Ethernet, EDMA, Mailbox	Device architecture supports a hardware programmable memory BIST (PBIST) engine for Peripheral SRAMs as well. PBIST for peripheral SRAM memories can be triggered by the application. User can elect to run the PBIST on one SRAM or on groups of SRAMs based on the execution time, which can be allocated to the PBIST diagnostic. The PBIST tests are destructive to memory contents, and as such are typically run only at boot time. However, the user has the freedom to initiate the tests at any time if peripheral communication can be hindered. Any fault detected by the PBIST results in an error indicated in PBIST status registers.
10	ECC for Peripheral interface SRAMs – SPIs, CANs, Ethernet, EDMA, Mailbox	Peripheral interface SRAMs diagnostic is supported by Single error correction double error detection (SECDED) ECC diagnostic. When a single or double bit error is detected, the MSS R5F is notified via ESM (Error Signaling Module). This feature is disabled after reset. Software must configure and enable this feature in the peripheral and ESM module. ECC failure (both single bit corrected and double bit uncorrectable error conditions) is reported to the MSS R5F as an interrupt via ESM module.

**表 9-1. Monitoring and Diagnostic Mechanisms for AWR2944P/AWR2E44P (続き)**

NO	FEATURE	DESCRIPTION
11	Configuration registers protection for Main SS peripherals	All the Main SS peripherals (SPIs, CANs, Ethernet, I2C, DMAs, RTI/WD, DCCs, EDMA, IOMUX etc.) are connected to interconnect via Peripheral Central resource (PCR). This provides two diagnostic mechanisms that can limit access to peripherals. Peripherals can be clock gated per peripheral chip select in the PCR. This can be utilized to disable unused features such that the features cannot interfere. In addition, each peripheral chip select can be programmed to limit access based on privilege level of transaction. This feature can be used to limit access to entire peripherals to privileged operating system code only. These diagnostic mechanisms are disabled after reset. Software must configure and enable these mechanisms. Protection violation also generates an error that result in abort to MSS R5F or error response to other hosts such as DMAs.
12	Cyclic Redundancy Check–Main SS	Device architecture supports hardware CRC engine on Main SS implementing the below polynomials. <ul style="list-style-type: none"> <li>• CRC16 CCITT – 0x10</li> <li>• CRC32 Ethernet – 0x04C11DB7</li> <li>• CRC64</li> <li>• CRC 32C – CASTAGNOLI – 0x1EDC6F4</li> <li>• CRC64 ECMA</li> </ul> The read operation of the SRAM contents to the CRC can be done by CPU or by DMA. The comparison of results, indication of fault, and fault response are the responsibility of the software managing the test.
13	MPU	Device architecture supports MPUs on certain peripheral ports in the Main SS that include L2 Memory, PCR peripheral access, QSPI access, R5F AXI-peripheral access. This allows configuring access permissions to these key regions in the Main SS. By default, this control resides with the HSM.
14	MPU for DMAs	Device architecture supports MPUs on Main SS EDMAs. EDMAs also includes MPUs on both read and writes host ports. EDMA MPUs supports 8 regions. Failure detection by MPU is reported to the core as an interrupt via local ESM.
15	Interconnect ECC	Device architecture supports hardware based ECC protection mechanisms for transfers over the system interconnect. Since code execution includes instruction fetches from memories hosted on the interconnect, the transfers over the interconnect are designed to be safe by a combination of ECC and redundancy based mechanisms. Any failures detected in the transfers are reported over the ESM interface. This mechanism is enabled by default in HW.
16	Error Signaling Module	When a diagnostic detects a fault, the error must be indicated. The Device architecture provides aggregation of fault indication from internal monitoring/diagnostic mechanisms using a peripheral logic known as the Error Signaling Module (ESM). The ESM provides mechanisms to classify errors by severity and to provide programmable error response. ESM module is configured by customer application code and specific error signals can be enabled or masked to generate an interrupt (Low/High priority) for the MSS R5F CPU. Device supports Nerror output signal (IO) which can be monitored externally to identify any kind of high severity faults in the design which are not be handled by the R5F.
17	Temperature Sensor	Device architecture supports various temperature sensors at temperature hotspots in digital across the device that can be monitored by the application using an internal GPADC channel.
18	Voltage Monitors	Device architecture supports monitoring the supply rails connected to the chip, in conjunction with external voltage monitors.
<b>DSP subsystem</b>		
1	Boot time LBIST for DSP core	Device supports boot time LBIST for the DSP Core. LBIST can be triggered by the MSS R5F secondary bootloader/ application code before starting the functional safety application.
2	Boot time PBIST for L1P, L1D, L2 and L3 Memories, HWA memories, RSS Memories (ADCBUF, CQ Memory), Mailbox	Device architecture supports a hardware programmable memory BIST (PBIST) engine for DSPSS and RSS memories which provide a very high diagnostic coverage (March-13n). PBIST is triggered by MSS R5F secondary bootloader/application code before starting the functional safety application.
3	Parity on L1P, ECC on L1D	Device architecture supports Parity diagnostic on DSP's L1P memory. Parity error is reported to the CPU as an interrupt. L1D memory is covered by SECDED ECC.
4	ECC on DSP's L2 Memory	Device architecture supports both Parity Single error correction double error detection (SECDED) ECC diagnostic on DSP's L1D and L2 memory. L2 Memory is a unified 384KB of memory used to store program and Data sections for the DSP. A 12-bit code word is used to store the ECC data as calculated over the 256-bit data bus (logical instruction fetch size). The ECC logic for the L2 access is located in the DSP and evaluation is done by the ECC control logic inside the DSP. This scheme provides end-to-end diagnostics on the transmissions between DSP and L2. Byte aligned Parity mechanism is also available on L2 to take care of data section.
5	ECC on Radar Data Cube (L3) Memory, HWA Memories, RSS Memory (ADCBUF), Mailbox	L3 memory is used as Radar data section in the device. The architecture supports Single error correction double error detection (SECDED) ECC diagnostic on L3 memory. A 12-bit code word is used to store the ECC data as calculated over the 256-bit data bus. The RSS memory (ADCBUF) too supports the SECDED ECC diagnostics. Failure detection by ECC logic is reported to the DSP core as an interrupt via ESM.
6	RTI/WDT for DSP Core	Device architecture supports the use of an internal watchdog for DSP C66x that is implemented in the real-time interrupt (RTI) module – replication of same module as used in Main SS. This module supports same features as that of RTI/WD for MSS. This watchdog is enabled by customer application code and Timeout condition is reported via an interrupt to DSP and/or MSS R5F and rest is left to application code in MSS R5F to take the device to a safe state.

ADVANCE INFORMATION



**表 9-1. Monitoring and Diagnostic Mechanisms for AWR2944P/AWR2E44P (続き)**

NO	FEATURE	DESCRIPTION
7	CRC for DSP subsystem	Device architecture supports hardware CRC engine on DSPSS implementing the below polynomials. <ul style="list-style-type: none"> <li>• CRC16 CCITT – 0x10</li> <li>• CRC32 Ethernet – 0x04C11DB7</li> <li>• CRC64</li> <li>• CRC 32C – CASTAGNOLI – 0x1EDC6F4</li> <li>• CRC64 ECMA</li> </ul> The read operation of the SRAM contents to the CRC can be done by CPU or by DMA. The comparison of results, indication of fault, and fault response are the responsibility of the software managing the test.
8	MPU for DSP	Device architecture supports MPUs for DSP memory accesses (L1D, L1P, and L2). L2 memory supports 64 regions and 16 regions for L1P and L1D each. Failure detection by MPU is reported to the DSP core as an abort.
9	MPU	Device architecture supports MPUs on certain peripheral ports in the DSP SS that include L3 Memory banks. This allows configuring access permissions to these key regions in the DSP SS. By default, this control resides with the HSM.
<b>BIST (Within RADAR subsystem)</b>		
NOTE: BIST is handled by the TI firmware. Refer to the mmWave Interface Control Document (as a part of <a href="#">mmWave-MCUPLUS-SDK</a> package) and safety manual for information on safety mechanisms.		

**注**

Refer to the Device Safety Manual or other relevant collaterals for more details on applicability of all diagnostics mechanisms.

## 10 Applications, Implementation, and Layout

注


Information in the following Applications section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

Key device features driving the following applications are:

- Integration of Radar Front End and Programmable MCU
- Launch on Package (LOP) Antenna Interface
- Flexible boot modes: Autonomous application boot using a serial flash or external boot over SPI
- Hardware Security Module
- High speed 1000Mbps Fast Ethernet Support

### 10.2 Short, Medium, and Long Range Radar



☒ 10-1. Short, Medium, and Long Range Radar

### 10.3 Reference Schematic

The reference schematics and power supply information can be found in the [AWR2944P](#) and [AWR2E44P](#) EVM documentation

Listed for convenience are: Design files, Schematics, Layouts, and Stack up details for PCB at the [AWR2944P](#) and [AWR2E44P](#) EVM page.

## 11 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 11.1 Device Support

#### 11.2 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all microprocessors (MPUs) and support tools. Each device has one of three prefixes: X, P, or null (no prefix) (for example, *XA2944PBDALT*). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMDX) through fully qualified production devices and tools (TMDS).

Device development evolutionary flow:

**X** Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.

**P** Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.

**null** Production version of the silicon die that is fully qualified.

Support tool development evolutionary flow:

**TMDX** Development-support product that has not yet completed Texas Instruments internal qualification testing.

**TMDS** Fully-qualified development-support product.

X and P devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

Production devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, *your package*), the temperature range (for example, blank is the default commercial temperature range), and the device speed range, in megahertz (for example, *your device speed range*). Figure x provides a legend for reading the complete device name for any *your device* device.

For orderable part numbers of *your device* devices in the *your package* package types, see the Package Option Addendum of this document, [ti.com](http://ti.com), or contact your TI sales representative.




図 11-1. Device Nomenclature

### 11.3 Tools and Software

The contents in this section will be updated in subsequent versions.

### 11.4 Documentation support

ドキュメントの更新についての通知を受け取るには、[www.tij.co.jp](http://www.tij.co.jp) のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

The contents in this section will be updated in subsequent versions.

### 11.5 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの [使用条件](#) を参照してください。

### 11.6 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

Arm® and Cortex-R5F® are registered trademarks of Arm Limited.

すべての商標は、それぞれの所有者に帰属します。

## 11.7 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

## 11.8 用語集

[テキサス・インスツルメンツ用語集](#)

この用語集には、用語や略語の一覧および定義が記載されています。

## 12 Revision History

DATE	REVISION	NOTES
November, 2024	*	Initial Release

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024, Texas Instruments Incorporated

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
XA2944PBGALT	ACTIVE	FCCSP	ALT	266	1	TBD	Call TI	Call TI			Samples
XA2E44PBGAMX	ACTIVE	FCCSP	AMX	278	1	TBD	Call TI	Call TI			Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.







4226546/B 05/2023

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT

ALT0266A


FCBGA - 1.2 mm max height

BALL GRID ARRAY



## LAND PATTERN EXAMPLE

EXPOSED METAL SHOWN  
SCALE: 8X



4226546/B 05/2023

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 ([www.ti.com/lit/spraa99](http://www.ti.com/lit/spraa99)).

# EXAMPLE STENCIL DESIGN

ALT0266A

FCBGA - 1.2 mm max height

BALL GRID ARRAY



**SOLDER PASTE EXAMPLE**  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 8X

4226546/B 05/2023

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated