







AMC131M03-Q1

JAJSP50A - MAY 2023 - REVISED SEPTEMBER 2023

# AMC131M03-Q1 車載対応、3 チャネル、64kSPS、同時サンプリング、24 ビッ ト、強化絶縁型デルタ・シグマ ADC、DC/DC コンバータ内蔵

# 1 特長

**TEXAS** 

INSTRUMENTS

- 車載アプリケーション用に AEC-Q100 認定済み: – 温度グレード 1:-40℃~+125℃、T<sub>A</sub>
- 差動入力搭載3つの絶縁型同時サンプリングΔΣ ADC
- DC/DC コンバータ内蔵の単電源動作 (3.3V または 5V)
- 低 EMI: CISPR-11 および CISPR-25 規格に準拠
- プログラマブル・データ・レート:最大 64kSPS
- プログラマブル・ゲイン:最大 128
- 巡回冗長検査 (CRC) 機能を持つ 4 線式 SPI インタ ーフェイス
- 安全関連認証:
  - DIN EN IEC 60747-17 (VDE 0884-17) に準拠し た強化絶縁耐圧:7070V<sub>PEAK</sub>
  - UL 1577 に準拠した絶縁耐圧: 5000V<sub>RMS</sub> (1分 間)
- パッケージ:20 ピン・ワイドボディ SOIC

# 2 アプリケーション

- 車載用バッテリ管理システム (BMS)
- HEV/EV のオンボード・チャージャ (OBC)
- HEV/EV の DC/DC コンバータ
- EV 充電ステーション

# 3 概要


AMC131M03-Q1 は、高精度、3 チャネル、絶縁型、同時 サンプリング、24 ビット、デルタ・シグマ (ΔΣ) A/D コンバ ータ (ADC) です。 AMC131M03-Q1 はダイナミック・レン ジが広く、低消費電力で、車載アプリケーションの絶縁型 電圧および電流の測定向けに設計されています。デバイ スの入力インピーダンスが高いため、ADC 入力を抵抗分 圧器ネットワークまたはシャント電流センサに直接接続で きます。

AMC131M03-Q1 は、デバイスのローサイドから単電源で 動作できる完全集積型絶縁 DC/DC コンバータを備えて います。強化容量性絶縁バリアは、VDE V 0884-17 およ び UL1577 に準じて認証されています。この絶縁バリア は、異なる同相電圧レベルで動作するシステム領域を分 離し、損傷から低電圧側を保護します。

#### パッケージ情報

部品番号	パッケージ <sup>(1)</sup>	パッケージ・サイズ <sup>(2)</sup>			
AMC131M03-Q1	DFM (SOIC、20)	12.8mm × 10.3mm			

- 利用可能なすべてのパッケージについては、データシートの末尾 (1) にある注文情報を参照してください。
- (2) パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合は ピンも含まれます。



バッテリ管理システムにおける AMC131M03-Q1 の代表的なアプリケーション

このリソースの元の言語は英語です。翻訳は概要を便宜的に提供するもので、自動化ツール (機械翻訳)を使用していることがあり、TI では翻訳の正確性および妥当 め
低
性につきましては一切保証いたしません。実際の設計などの前には、ti.com で必ず最新の英語版をご参照くださいますようお願いいたします。



Page

# **Table of Contents**

1	特長1	I
	アプリケーション1	
3	慨要1	1
4	Revision History	2
	Pin Configuration and Functions	
	Specifications	
	6.1 Absolute Maximum Ratings	
	6.2 ESD Ratings	5
	6.3 Recommended Operating Conditions	
	6.4 Thermal Information	7
	6.5 Insulation Specifications	3
	6.6 Safety-Related Certifications	
	6.7 Safety Limiting Values	)
	6.8 Electrical Characteristics10	
	6.9 Timing Requirements13	3
	6.10 Switching Characteristics13	
	6.11 Timing Diagrams14	1
	6.12 Typical Characteristics15	5
7	Parameter Measurement Information19	)
	7.1 Noise Measurements19	
8	Detailed Description21	1

8.1 Overview	21
8.2 Functional Block Diagram	21
8.3 Feature Description	
8.4 Device Functional Modes	
8.5 Programming	45
8.6 AMC131M03-Q1 Registers	
9 Application and Implementation	83
9.1 Application Information	83
9.2 Typical Application	
9.3 Power Supply Recommendations	90
9.4 Layout	<mark>9</mark> 1
10 Device and Documentation Support	
10.1 Documentation Support	<mark>93</mark>
10.2ドキュメントの更新通知を受け取る方法	93
10.3 サポート・リソース	
10.4 Trademarks	
10.5 静電気放電に関する注意事項	93
10.6 用語集	
11 Mechanical, Packaging, and Orderable	
Information	93

# **4** Revision History


資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from May 1, 2023 to September 11, 2023 (from Revision \* (May 2023) to Revision A (September 2023))

ギュメントのステータスを「事前情報」から「量産データ」に変更1
---------------------------------



# **5** Pin Configuration and Functions





### 表 5-1. Pin Functions

PIN         TYPE           NO.         NAME		TYPE	DESCRIPTION <sup>(1)</sup>	
			DESCRIPTION	
1	DCDC_OUT	Supply	High-side output of the DC/DC converter. Connect this pin to the HLDO_IN pin. <sup>(2)</sup>	
2	DCDC_HGND	Supply	High-side ground reference for the DC/DC converter. Connect this pin to the HGND pin. <sup>(2)</sup>	
3	HLDO_IN	Supply	Input of the high-side low-dropout (LDO) regulator. Connect this pin to the DCDC_OUT pin. <sup>(2)</sup>	
4	HLDO_OUT	Supply	Output of the high-side LDO. <sup>(2)</sup>	
5	HGND	Supply	High-side analog signal ground. Connect this pin to the DCDC_HGND pin.	
6	AIN2P/GPO	Analog input	Positive analog input 2, or general-purpose output.	
7	AIN12N	Analog input	Negative analog input 1 and 2.	
8	AIN1P	Analog input	Positive analog input 1.	
9	AIN0P <sup>(3)</sup>	Analog input	Positive analog input 0.	
10	AIN0N <sup>(3)</sup>	Analog input	Negative analog input 0.	
11	SYNC/RESET	Digital input	Conversion synchronization or system reset; active low.	
12	DOUT	Digital output	Serial data output.	
13	DVDD	Supply	Low-side analog and digital power supply. <sup>(2)</sup>	
14	DCDC_CAP	Supply	Low-side input of the DC/DC converter, internally connected to the output of the primary-side LDO. <sup>(2)</sup>	
15	DGND	Supply	Low-side analog and digital ground. <sup>(2)</sup>	
16	DRDY	Digital output	Data ready; active low.	
17	CLKIN	Digital input	Main clock input.	
18	SCLK	Digital input	Serial data clock.	
19	CS	Digital input	Chip select; active low.	
20	DIN	Digital input	Serial data input.	

(1) See the *Unused Inputs and Outputs* section for details on how to connect unused pins.

(2) See the *Power Supply Recommendations* section for power-supply decoupling recommendations.

資料に関するフィードバック(ご意見やお問い合わせ)を送信 3



(3) Use AINOP and AINON for the measurement with the most stringent precision requirements.



# 6 Specifications

### 6.1 Absolute Maximum Ratings

see (1)

		MIN	MAX	UNIT	
Power-supply voltage	DVDD to DGND	-0.3	6.5	V	
ower-supply vollage	DCDC_CAP to DGND	-0.3	3.5	v	
Analog input voltage	AINxP, AINxN	HGND – 1.6	HGND + 2.7	V	
Digital input voltage	CS, CLKIN, DIN, SCLK, SYNC/RESET	DGND – 0.3	DVDD + 0.3	V	
Input current	Continuous, all pins except power-supply pins	-10	10	mA	
Temperature	Junction, T <sub>J</sub>		150	°C	
Temperature	Storage, T <sub>stg</sub>	-60	150	C	

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 Rev-E <sup>(1)</sup> HBM ESD classification level 2	±2000	V
V <sub>(ESD)</sub>		Charged-device model (CDM), per AEC Q100-011 Rev-D CDM ESD classification level C3	±1000	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
POWER	SUPPLY					
V <sub>DVDD</sub>	Low-side power supply	DVDD to GND	3	3.3	5.5	V
ANALO	G INPUTS		1		1	
V <sub>AINxP</sub> ,		Gain = 1, 2, or 4	HGND – 1.3		HGND + 2.7	V
V <sub>AINxN</sub>		Gain = 8, 16, 32, 64, or 128	HGND – 1.3		HGND + 0.9	
V <sub>IN</sub>	Differential input voltage	$V_{IN} = V_{AINXP} - V_{AINXN}$	–V <sub>REF</sub> / Gain		V <sub>REF</sub> / Gain	V
EXTERN	AL CLOCK SOURCE				I	
N <sub>DIV</sub>	Clock divider ratio	Signal at CLKIN is divided by N <sub>DIV</sub> to generate modulator clock	2		12	
£	External clock frequency at	High-resolution mode	1.4 · N <sub>DIV</sub>	$4.096 \cdot N_{\text{DIV}}$	4.1 · N <sub>DIV</sub>	N 41 1-
f <sub>CLKIN</sub>	CLKIN pin	Low-power mode	1.4 · N <sub>DIV</sub>	$2.048\cdot N_{\text{DIV}}$	$2.05 \cdot N_{DIV}$	MHz
	Duty cycle		40%	50%	60%	
DIGITAL		1			1	
	Input voltage		DGND		DVDD	V
TEMPER	RATURE RANGE	1	1		I	



#### over operating ambient temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT	
T <sub>A</sub> Operating ambien temperature	nt	-40		125	°C	

(1) The subscript "x" signifies the channel. For example, the positive analog input to channel 0 is named AIN0P. See the *Pin Configuration* and *Functions* section for the pin names.



### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DFM (SOIC)	
		20 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	68.5	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	24.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	53.7	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	17.1	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	50.9	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 6.5 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	VALUE	UNIT
GENER	AL			
CLR	External clearance <sup>(1)</sup>	Shortest pin-to-pin distance through air	≥ 8.0	mm
CPG	External creepage <sup>(1)</sup>	Shortest pin-to-pin distance across the package surface	≥ 8.0	mm
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the double insulation	≥ 0.021	mm
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-III	
	per IEC 60664-1	Rated mains voltage ≤ 1000 V <sub>RMS</sub>	1-11	
DIN EN	IEC 60747-17 (VDE 0884-17)			
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage <sup>(2)</sup>	At AC voltage	1700	V <sub>PK</sub>
V	Maximum-rated isolation	At AC voltage (sine wave)	1200	V <sub>RMS</sub>
V <sub>IOWM</sub>	working voltage <sup>(2)</sup>	At DC voltage	1700	V <sub>DC</sub>
V <sub>IOTM</sub>	Maximum transient isolation voltage	$V_{\text{TEST}} = V_{\text{IOTM}}$ , t = 60 s (qualification test), $V_{\text{TEST}} = 1.2 \times V_{\text{IOTM}}$ , t = 1 s (100% production test)	7070	V <sub>PK</sub>
V <sub>IMP</sub>	Maximum impulse voltage <sup>(3)</sup>	Tested in air, 1.2/50-µs waveform per IEC 62368-1	7700	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage <sup>(4)</sup>	Tested in oil (qualification test), 1.2/50-µs waveform per IEC 62368-1	10000	V <sub>PK</sub>
	Apparent charge <sup>(5)</sup>	Method a, after input/output safety test subgroups 2 and 3, $V_{pd(ini)} = V_{IOTM}$ , $t_{ini} = 60$ s, $V_{pd(m)} = 1.2 \times V_{IORM}$ , $t_m = 10$ s	≤ 5	
<b>d</b> .		Method a, after environmental tests subgroup 1, $V_{pd(ini)} = V_{IOTM}$ , $t_{ini} = 60$ s, $V_{pd(m)} = 1.6 \times V_{IORM}$ , $t_m = 10$ s	≤ 5	pC
<b>q</b> <sub>pd</sub>		Method b1, at preconditioning (type test) and routine test, $V_{pd(ini)} = 1.2 \text{ x } V_{IOTM}$ , $t_{ini} = 1 \text{ s}$ , $V_{pd(m)} = 1.875 \times V_{IORM}$ , $t_m = 1 \text{ s}$	≤ 5	pc
		Method b2, at routine test (100% production) <sup>(7)</sup> , $V_{pd(ini)} = V_{pd(m)} = 1.2 \text{ x } V_{IOTM}$ , $t_{ini} = t_m = 1 \text{ s}$	≤ 5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(6)</sup>	V <sub>IO</sub> = 0.5 V <sub>PP</sub> at 1 MHz	~4.5	pF
		V <sub>IO</sub> = 500 V at T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	
R <sub>IO</sub>	Insulation resistance, input to output <sup>(6)</sup>	$V_{IO}$ = 500 V at 100°C ≤ $T_A$ ≤ 125°C	> 10 <sup>11</sup>	Ω
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	> 10 <sup>9</sup>	
	Pollution degree		2	
	Climatic category		40/125/21	
UL1577		· · · · · · · · · · · · · · · · · · ·		
V <sub>ISO</sub>	Withstand isolation voltage	$V_{\text{TEST}} = V_{\text{ISO}}$ , t = 60 s (qualification test), $V_{\text{TEST}} = 1.2 \times V_{\text{ISO}}$ , t = 1 s (100% production test)	5000	V <sub>RMS</sub>
				1

(1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.

(2) This device is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

(3) Testing is carried out in air to determine the surge immunity of the package.

(4) Testing is carried in oil to determine the intrinsic surge immunity of the isolation barrier.

(5) Apparent charge is electrical discharge caused by a partial discharge (pd).

(6) All pins on each side of the barrier are tied together, creating a two-pin device.

(7) Either method b1 or b2 is used in production.



## 6.6 Safety-Related Certifications

VDE	UL
DIN EN IEC 60747-17 (VDE 0884-17), EN IEC 60747-17, DIN EN IEC 62368-1 (VDE 0868-1), EN IEC 62368-1, IEC 62368-1 Clause : 5.4.3 ; 5.4.4.4 ; 5.4.9	Recognized under 1577 component recognition and CSA component acceptance NO 5 programs.
Reinforced insulation	Single protection
Certificate number: Pending	File number: E181974

## 6.7 Safety Limiting Values

Safety limiting (1) intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheatthe die and damage the isolation barrier potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Safety input, output, or supply current	$R_{\theta,JA} = 73.5^{\circ}C/W$ , DVDD = 5.5 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			309	mA
IS	Salety input, output, or supply current	$R_{\theta JA} = 73.5^{\circ}C/W, DVDD = 3.3 V,$ T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			472	ШA
Ps	Safety input, output, or total power	R <sub>θJA</sub> = 73.5°C/W, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			1700	mW
Τ <sub>S</sub>	Maximum safety temperature				150	°C

The maximum safety temperature, T<sub>S</sub>, has the same value as the maximum junction temperature, T<sub>J</sub>, specified for the device. The I<sub>S</sub> (1) and P<sub>S</sub> parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I<sub>S</sub> and P<sub>S</sub>. These limits vary with the ambient temperature,  $T_A$ .

The junction-to-air thermal resistance, R<sub>0JA</sub> is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$ , where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$ , where  $T_{J(max)}$  is the maximum junction temperature.  $P_S = I_S \times VDD_{max}$ , where  $VDD_{max}$  is the maximum low-side voltage.



## **6.8 Electrical Characteristics**

minimum and maximum specifications apply from  $T_A = -40^{\circ}C$  to  $+125^{\circ}C$  and DVDD = 3.0 V to 5.5V; typical specifications are at  $T_A = 25^{\circ}C$ , DVDD = 3.3 V, and for channel 0; all specifications are at  $f_{CLKIN} = 8.192$  MHz, data rate = 4 kSPS, high-resolution mode, all channels enabled, global-chop mode disabled, and gain = 1 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALC	OG INPUTS				u	
l.=	Input bias current	$\begin{array}{l} AINxP = AINxN = HGND; \\ I_{IB} = (I_{IBP} + I_{IBN}) \ / \ 2, \ Gain = 1, \ 2, \ or \ 4 \end{array}$		0.65	0.9	μA
I <sub>IB</sub>	input bias current	AINxP = AINxN = HGND; $I_{IB} = (I_{IBP} + I_{IBN}) / 2$ , Gain = 8 to 128	-1.0	-0.65		μΛ
TCI <sub>IB</sub>	Input bias current drift		-1	±0.35	1 <sup>(3)</sup>	nA/°C
I <sub>IO</sub>	Input offset current	$I_{\rm IO} = I_{\rm IBP} - I_{\rm IBN}$		±15		nA
<b>D</b>	Single-ended input	AINxN = HGND, gain = 1, 2, or 4		250		kΩ
R <sub>IN</sub>	impedance	AINxN = HGND, gain = 8 to 128		0.5		MΩ
7	Differential input impedance	(AINxN + AINxP) / 2 = HGND, Gain = 1, 2, or 4		275		kΩ
Z <sub>IND</sub>	Differential input impedance	(AINxN + AINxP) / 2 = HGND, Gain = 8 to 128		1		MΩ
ADC C	HARACTERISTICS					
	Resolution		24			Bits
	Gain settings		1, 2, 4, 8,	16, 32, 64, 128		
f <sub>DATA</sub> Data rate	Data rata	High-resolution mode, $f_{CLKIN} = 8.192 \text{ MHz}$ , N <sub>DIV</sub> = 2	250		64k	SPS
	Data fale	Low-power mode, f <sub>CLKIN</sub> = 4.096 MHz, N <sub>DIV</sub> = 2	125		32k	343
	SPI start-up time	Measured from supplies at 90% to SPI interface ready to accept data		0.3		ms
	Converter start-up time	Measured from DCDC enable bit set to first DRDY falling edge with data settled to 0.1% (CLKIN running)		1.0		ms
ADC P	ERFORMANCE					
INL	Integral nonlinearity	End-point fit		6		ppm c FSR
		Channel 0,1, external short, T <sub>A</sub> = 25°C	-100	±100	330	
		Channel 2, external short, T <sub>A</sub> = 25°C	-100	±125	330	
Eo	Offset error (input referred)	Global-chop mode, channel 0, 1, default global-chop delay, external short, $T_A = 25^{\circ}C^{(2)}$	-100	6	100	μV
		Global-chop mode, channel 2, default global-chop delay, external short, $T_A = 25^{\circ}C^{(2)}$	-120	42	120	
		Channel 0, 1, external short	-0.5	±0.1	0.5 <sup>(3)</sup>	
		Channel 2, external short	-0.5	±0.2	0.5 <sup>(3)</sup>	
TCEO	Offset error drift vs temperature	Global-chop mode channel 0, 1, external short	-0.3	±0.1	0.3 <sup>(3)</sup>	μV/°C
		Global-chop mode channel 2, external short	-0.3	±0.1	0.3 <sup>(3)</sup>	
-	Cain aman	Channel 0, T <sub>A</sub> = 25°C, end-point fit	-0.2	±0.025	0.2	0/
E <sub>G</sub>	Gain error	Channel 1, 2, T <sub>A</sub> = 25°C, end-point fit	-1	±0.1	1	%
TCE <sub>G</sub>	Gain error drift vs temperature	Including internal reference error		8	25 <mark>(3)</mark>	ppm/°(



# 6.8 Electrical Characteristics (続き)

minimum and maximum specifications apply from  $T_A = -40^{\circ}C$  to  $+125^{\circ}C$  and DVDD = 3.0 V to 5.5V; typical specifications are at  $T_A = 25^{\circ}C$ , DVDD = 3.3 V, and for channel 0; all specifications are at  $f_{CLKIN} = 8.192$  MHz, data rate = 4 kSPS, high-resolution mode, all channels enabled, global-chop mode disabled, and gain = 1 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		f <sub>IN</sub> = 0 Hz, V <sub>CM min</sub> ≤ V <sub>IN</sub> ≤ V <sub>CM max</sub>		110		
CMRR	Common-mode rejection ratio	$f_{IN}$ = 50 Hz or 60 Hz, $V_{CM min} \le V_{IN} \le V_{CM max}$ , $V_{AINP}$ = $V_{AINN}$		110		dB
E <sub>N</sub>	Input-referred noise			10		μV <sub>RMS</sub>
		Gain = 1		98		
DR	Dynamic range	Gain = 32, channel 0		80		dB
		All other gain settings	See	Table 7-2		
	Crosstalk	From one channel to any one of the other channels; f <sub>IN</sub> = 50 Hz or 60 Hz at AINxP while AINxN = HGND		-120		dB
	Signal to paigo ratio	$f_{\text{IN}}$ = 50 Hz or 60 Hz, gain = 1, $V_{\text{IN}}$ = –0.5 dBFS, normalized		98		dB
SNR	Signal-to-noise ratio	$f_{\text{IN}}$ = 50 Hz or 60 Hz, gain = 32, channel 0, $V_{\text{IN}}$ = –0.5 dBFS, normalized		80		uБ
THD	Total harmonic distortion	$f_{\rm IN}$ = 50 Hz or 60 Hz (up to 5 harmonics), $V_{\rm IN}$ = –0.5 dBFS		-102	-94 <sup>(3)</sup>	dB
SFDR	Spurious-free dynamic range	$f_{IN}$ = 50 Hz or 60 Hz, V <sub>IN</sub> = -0.5 dBFS		105		dB
CMTI	Common-mode transient immunity		100	150		V/ns
INTERN	IAL VOLTAGE REFERENCE					
V <sub>REF</sub>	Internal reference voltage			1.2		V
TEMPE	RATURE SENSOR					
	Voltage	Internal temperature sensor, $T_A = 25^{\circ}C$ , gain = 8		80.5		mV
	Temperature coefficient	Internal temperature sensor, $T_A = 25^{\circ}C$ , gain = 8		265		µV/°C
	Temperature measurement	Internal temperature sensor, T <sub>A</sub> = 25°C, gain = 8		±3		°C
	error	Internal temperature sensor, across temperature, gain = 8		±5		U
	Input impedance	External temperature sensor, $T_A = 25^{\circ}C$ , gain = 1, 2, or 4		8		MΩ
TUE	Total unadjusted error <sup>(4)</sup>	External temperature sensor, $T_A = 25^{\circ}C$ , gain = 1		0.3		% FSR
DIGITAI	L INPUTS/OUTPUTS					
V <sub>IL</sub>	Logic input level, low		DGND		0.2 DVDD	V
V <sub>IH</sub>	Logic input level, high		0.8 DVDD		DVDD	V
V <sub>OL</sub>	Logic output level, low	$I_{OL} = -1 \text{ mA}$			0.2 DVDD	V
V <sub>OH</sub>	Logic output level, high	I <sub>OH</sub> = 1 mA	0.8 DVDD			V
I <sub>IN</sub>	Input current	DGND < V <sub>Digital Input</sub> < DVDD	-1		1	μA
C <sub>IN</sub>	Input capacitance			1		pF
C <sub>LOAD</sub>	Output load capacitance			15	30	pF
HIGH-S	IDE DIGITAL OUTPUT					
R <sub>GPO</sub>	High-side GPO output impedance	Driving 0		100		Ω
		Driving 1		115		



# 6.8 Electrical Characteristics (続き)

minimum and maximum specifications apply from  $T_A = -40^{\circ}$ C to +125°C and DVDD = 3.0 V to 5.5V; typical specifications are at  $T_A = 25^{\circ}$ C, DVDD = 3.3 V, and for channel 0; all specifications are at  $f_{CLKIN} = 8.192$  MHz, data rate = 4 kSPS, high-resolution mode, all channels enabled, global-chop mode disabled, and gain = 1 (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>GPO</sub>	High-side GPO load current				1	mA
POWER	SUPPLY					
		High-resolution mode		19.5	24	
I <sub>DVDD</sub>	Low-side supply current <sup>(1)</sup>	Low-power mode, f <sub>CLKIN</sub> = 4.096 MHz		16	21	mA
.0000		Standby mode, all channels disabled, no clock applied		160	210	μA
		High-resolution mode		64		m)//
P <sub>D</sub> Power dissipation	Low-power mode, f <sub>CLKIN</sub> = 4.096 MHz		53		mW	
		Standby mode, all channels disabled, no clock applied		525		μW
V <sub>DCDC_O</sub> ut	DC/DC output voltage	DCDC_OUT to HGND, all channels enabled, $T_A = 25^{\circ}C$		3.0		V
V <sub>HLDO</sub> O	High-side LDO output	HLDO_OUT to HGND, no external load, any channel enabled	2.6	2.9	3.2	V
UT voltage		HLDO_OUT to HGND, 1-mA external load on HLDO_OUT,any channel enabled	2.4	2.8	3.1	v
I <sub>H</sub>	High-side supply current for auxiliary circuitry	Load connected from HLDO_OUT to HGND			1	mA

(1) Currents measured with SPI idle.

(2) See global-chop mode section for details.

(3) Specified by design and characterization, not production tested.

(4) Total unadjusted error (TUE) includes gain error, offset error and INL. Typically, gain error dominates the TUE.



### 6.9 Timing Requirements

over operating ambient temperature range, DOUT load: 20 pF || 100 kΩ (unless otherwise noted)

	MIN	MAX	UNIT
0VDD ≤ 5.5 V	I	4	
Pulse duration, CLKIN low	49		ns
Pulse duration, CLKIN high	49		ns
SCLK period	40		ns
Pulse duration, SCLK low	20		ns
Pulse duration, SCLK high	20		ns
Delay time, first SCLK rising edge after $\overline{CS}$ falling edge	16		ns
Delay time, CS rising edge after final SCLK falling edge	10		ns
Pulse duration, CS high	15		ns
Setup time, DIN valid before SCLK falling egde	5		ns
Hold time, DIN valid after SCLK falling edge	8		ns
Pulse duration, SYNC/RESET low for synchronization	1	2047	t <sub>CLKIN</sub>
Pulse duration, SYNC/RESET low to generate device reset	2048		t <sub>CLKIN</sub>
Setup time, SYNC/RESET valid before CLKIN falling edge	10		ns
	Pulse duration, CLKIN low         Pulse duration, CLKIN high         SCLK period         Pulse duration, SCLK low         Pulse duration, SCLK high         Delay time, first SCLK rising edge after CS falling edge         Delay time, CS rising edge after final SCLK falling edge         Pulse duration, CS high         Setup time, DIN valid before SCLK falling edge         Hold time, DIN valid after SCLK falling edge         Pulse duration, SYNC/RESET low for synchronization         Pulse duration, SYNC/RESET low to generate device reset	DVDD ≤ 5.5 V         Pulse duration, CLKIN low       49         Pulse duration, CLKIN high       49         SCLK period       40         Pulse duration, SCLK low       20         Pulse duration, SCLK high       20         Delay time, first SCLK rising edge after CS falling edge       16         Delay time, CS rising edge after final SCLK falling edge       10         Pulse duration, CS high       15         Setup time, DIN valid before SCLK falling edge       5         Hold time, DIN valid after SCLK falling edge       8         Pulse duration, SYNC/RESET low for synchronization       1         Pulse duration, SYNC/RESET low to generate device reset       2048	DVDD ≤ 5.5 V         Pulse duration, CLKIN low       49         Pulse duration, CLKIN high       49         SCLK period       40         Pulse duration, SCLK low       20         Pulse duration, SCLK high       20         Delay time, first SCLK rising edge after CS falling edge       16         Delay time, CS rising edge after final SCLK falling edge       10         Pulse duration, CS high       15         Setup time, DIN valid before SCLK falling edge       5         Hold time, DIN valid after SCLK falling edge       8         Pulse duration, SYNC/RESET low for synchronization       1       2047


### 6.10 Switching Characteristics

over operating ambient temperature range, DOUT load: 20 pF || 100 kΩ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
3.0 V ≤ D	VDD ≤ 5.5 V					
t <sub>p(CSDO)</sub>	Propagation delay time, $\overline{CS}$ falling edge to DOUT driven				50	ns
t <sub>p(SCDO)</sub>	Progapation delay time, SCLK rising edge to valid new DOUT				20	ns
t <sub>p(CSDOZ)</sub>	Propagation delay time, $\overline{\text{CS}}$ rising edge to DOUT high impedance				75	ns
t <sub>w(DRH)</sub>	Pulse duration, DRDY high			4		t <sub>CLKIN</sub>
t <sub>w(DRL)</sub>	Pulse duration, DRDY low			4		t <sub>CLKIN</sub>
t <sub>POR</sub>	Power-on-reset time	Measured from supplies at 90%		250		μs
	SPI timeout		32768			t <sub>CLKIN</sub>
t <sub>REGACQ</sub>	Register default acquisition time			5		μs




# 6.11 Timing Diagrams



SPI settings are CPOL = 0 and CPHA = 1.  $\overline{CS}$  transitions must take place when SCLK is low.

図 6-1. SPI Timing Diagram



### 6-2. SYNC/RESET Timing Requirements





図 6-3. Power-On-Reset Timing




# 6.12 Typical Characteristics






# 6.12 Typical Characteristics (continued)






# 6.12 Typical Characteristics (continued)





# 6.12 Typical Characteristics (continued)





# 7 Parameter Measurement Information

### 7.1 Noise Measurements

Adjust the data rate and gain to optimize the AMC131M03-Q1 noise performance. When averaging is increased by reducing the data rate, noise drops correspondingly.  $\gtrsim$  7-1 summarizes the AMC131M03-Q1 noise performance using the 1.2-V internal reference and a 3.3-V power supply at the DVDD pin. Data are representative of typical noise performance at T<sub>A</sub> = 25°C when f<sub>CLKIN</sub> = 8.192 MHz. The clock divider is configured to the default setting (that is, the CLK\_SEL[1:0] bits in the CLOCK register are set to 00b), thus the modulator clock frequency (f<sub>MOD</sub>) is equal to f<sub>CLKIN</sub> / 2. The data shown are typical input-referred noise results with the analog inputs shorted together and taking an average of multiple readings on channel 0. A minimum 1 second of consecutive readings are used to calculate the RMS noise for each reading.  $\gtrsim$  7-2 lists the dynamic range, and  $\gtrsim$  7-3 lists the effective resolution calculated from the noise data.  $\rightrightarrows$  1 calculates dynamic range.  $\rightrightarrows$  2 calculates effective resolution. In each case, V<sub>REF</sub> corresponds to the internal 1.2-V reference. In global-chop mode, noise improves by a factor of  $\sqrt{2}$ .

Noise performance scales with the OSR and gain settings, but is independent from the configured power mode. Thus, the device exhibits the same noise performance in different power modes when selecting the same OSR and gain settings. However, the data rate at the OSR settings scales based on the applied clock frequency for the different power modes.

Dynamic Range = 
$$20 \times \log \left( \frac{V_{REF}}{\sqrt{2} \times Gain \times V_{RMS}} \right)$$

Effective Resolution = 
$$log_2 \left( \frac{2 \times V_{REF}}{Gain \times V_{RMS}} \right)$$

### 表 7-1. Noise ( $\mu V_{RMS}$ ) at T<sub>A</sub> = 25°C, Channel 0

OSR	DATA RATE (kSPS),				GA	AIN			
USK	f <sub>CLKIN</sub> = 8.192 MHz	1	2	4	8	16	32	64	128
16384	0.25	3.92	2.15	1.69	0.97	0.84	0.47	0.57	0.51
8192	0.5	4.55	3.16	2.91	2.23	1.67	1.55	1.07	0.92
4096	1	6.35	3.85	3.17	2.43	1.76	1.56	1.53	1.67
2048	2	7.55	4.92	3.92	2.94	2.46	1.68	1.56	1.85
1024	4	8.43	6.06	5.04	4.03	3.39	1.75	2.03	2.86
512	8	12.26	9.21	7.60	6.34	5.15	4.22	4.63	4.36
256	16	17.45	11.88	10.51	8.39	7.10	6.35	5.58	4.75
128	32	26.24	17.20	14.68	10.44	7.75	7.72	8.35	7.87
64	64	77.32	42.11	28.44	16.83	10.89	9.94	9.06	8.99

#### 表 7-2. Dynamic Range (dB) at T<sub>A</sub> = 25°C, Channel 0

OSR	DATA RATE (kSPS),				GA	AIN			
USK	f <sub>CLKIN</sub> = 8.192 MHz	1	2	4	8	16	32	64	128
16384	0.25	107	106	102	101	96	95	87	82
8192	0.5	105	103	97	94	90	85	82	77
4096	1	103	101	97	93	90	85	79	72
2048	2	101	99	95	91	87	84	79	71
1024	4	100	97	92	88	84	84	76	67
512	8	97	93	89	84	80	76	69	64
256	16	94	91	86	82	77	72	68	63
128	32	90	88	83	80	77	71	64	59
64	64	81	80	77	76	74	69	63	57

(1)

(2)

AMC131M03-Q1 JAJSP50A – MAY 2023 – REVISED SEPTEMBER 2023



OSR	DATA RATE (kSPS),				GA	AIN			
USK	f <sub>CLKIN</sub> = 8.192 MHz	1	2	4	8	16	32	64	128
16384	0.25	19.2	19.1	18.4	18.2	17.4	17.3	16.0	15.2
8192	0.5	19.0	18.5	17.7	17.0	16.5	15.6	15.1	14.3
4096	1	18.5	18.2	17.5	16.9	16.4	15.5	14.6	13.5
2048	2	18.3	17.9	17.2	16.6	15.9	15.4	14.6	13.3
1024	4	18.1	17.6	16.9	16.2	15.4	15.4	14.2	12.7
512	8	17.6	17.0	16.3	15.5	14.8	14.1	13.0	12.1
256	16	17.1	16.6	15.8	15.1	14.4	13.5	12.7	11.9
128	32	16.5	16.1	15.3	14.8	14.2	13.2	12.1	11.2
64	64	14.9	14.8	14.4	14.1	13.7	12.9	12.0	11.0

### 表 7-3. Effective Resolution (Bits) at T<sub>A</sub> = 25°C, Channel 0



# 8 Detailed Description

### 8.1 Overview


The AMC131M03-Q1 is an isolated, low-power, three-channel, simultaneous-sampling, 24-bit, delta-sigma ( $\Delta\Sigma$ ) analog-to-digital converter (ADC) with a low-drift internal voltage reference and an integrated DC/DC converter that allows the device to be supplied from a single 3.3-V or 5-V voltage supply source on the primary (low) side. The dynamic range, size, feature set, and power consumption are optimized for cost-sensitive applications requiring simultaneous sampling.

The silicon-dioxide (SiO<sub>2</sub>)-based capacitive isolation barrier supports a high level of magnetic field immunity, as described in the *ISO72x Digital Isolator Magnetic-Field Immunity* application note.

An integrated negative charge pump allows absolute input voltages as low as 1.3 V below HGND, which enables measurements of input signals varying around ground with a single-ended power supply. The device features a programmable gain amplifier (PGA) with gains up to 128. An integrated input precharge buffer enabled at gains greater than 4 provides high input impedance at high PGA gain settings. The ADC receives the reference voltage from an integrated 1.2-V reference. The device allows differential input voltages as large as the reference. Two power-scaling modes allow designers to trade power consumption for ADC dynamic range.

Each ADC channel on the AMC131M03-Q1 contains a digital decimation filter that demodulates the output of the  $\Delta\Sigma$  modulators. The filter enables data rates as high as 64 kSPS per channel in high-resolution mode. The relative phase of the samples can be configured between channels, thus enabling an accurate compensation for the sensor phase response. Offset and gain calibration registers can be programmed to automatically adjust output samples for measured offset and gain errors. The *Functional Block Diagram* provides a detailed diagram of the AMC131M03-Q1.

The device communicates via a serial programming interface (SPI)-compatible interface. Several SPI commands and internal registers control the operation of the AMC131M03-Q1. Other devices can be added to the same SPI bus by adding discrete CS control lines. The SYNC/RESET pin can synchronize conversions between multiple AMC131M03-Q1 devices and maintains synchronization with external events.



# 8.2 Functional Block Diagram

Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信 21

Product Folder Links: AMC131M03-Q1



# 8.3 Feature Description

### 8.3.1 Isolated DC/DC Converter

The AMC131M03-Q1 offers a fully integrated isolated DC/DC converter stage that includes the following components, as illustrated in the *Functional Block Diagram*:

- Low-dropout regulator (LDO) on the primary side to stabilize the supply voltage that drives the primary side of the converter
- Primary full-bridge inverter and drivers
- Laminate-based, air-core transformer for high immunity to magnetic fields
- Secondary full-bridge rectifier
- Secondary LDO to stabilize the output voltage of the DC/DC converter for high analog performance of the signal path

The DC/DC converter uses a spread-spectrum clock generation technique to reduce the spectral density of the electromagnetic radiation. The resonator frequency is synchronous to the operation of the  $\Delta\Sigma$  modulator to minimize interference with data transmission and support the high analog performance of the device.

### 8.3.1.1 DC/DC Converter Failure Detection

A failure in the DC/DC converter is indicated by reading a logic high of the SEC\_FAIL bit in the STATUS register. This bit is a latched bit. If any failure of the internal DC/DC converter occurs during device operation, but the DC/DC converter recovers from the failure and operates normally after this instance, the SEC\_FAIL bit remains in a logic high state until the STATUS register is read. Reading the status register clears the SEC\_FAIL bit. As described in the *Start-Up Behavior After Power-Up* section, use two consecutive STATUS register read commands to verify correct operation of the DC/DC converter at a given point in time (for example, at device power-up).

### 8.3.2 High-Side Current Drive Capability

The architecture of the DC/DC converter is optimized to drive the high-side circuitry of the AMC131M03-Q1 and can source up to  $I_H$  of additional DC current for external circuitry (such as an active filter, preamplifier, or comparator). Use the HLDO\_OUT pin as a power supply for this external circuit. Because of the output impedance at the HLDO\_OUT pin, the voltage at HLDO\_OUT depends on the magnitude of the drive current and the selected power mode. For operation across all temperatures and power modes, components for the external circuits must operate at a low supply voltage (such as 2.7 V). See the *Clocking and Power Modes* section for details on the available power modes.

### 8.3.3 Isolation Channel Signal Transmission

The AMC131M03-Q1 uses an on-off keying (OOK) modulation scheme to transmit the modulator output bitstream across the capacitive SiO<sub>2</sub>-based isolation barrier. After transmission across the isolation barrier, the modulator output bitstream is decimated using the sinc filter to reconstruct the ADC conversion data, and is then transferred to the digital control so that the data are accessible through the SPI interface.  $\boxtimes$  8-1 depicts the block diagram of an isolation channel. The transmitter modulates the bitstream at TX IN with an internally generated, 480-MHz carrier and sends a burst across the isolation barrier to represent a digital *one* and sends a *no signal* to represent the digital *zero*. The receiver demodulates the signal after advanced signal conditioning and produces the output. The symmetrical design of each isolation channel improves the common-mode transient immunity (CMTI) performance and reduces the radiated emissions caused by the high-frequency carrier.



AMC131M03-Q1 JAJSP50A – MAY 2023 – REVISED SEPTEMBER 2023




図 8-1. Block Diagram of an Isolation Channel

☑ 8-2 shows the concept of the on-off keying scheme.




図 8-2. OOK-Based Modulation Scheme

## 8.3.4 Input ESD Protection Circuitry

Basic electrostatic discharge (ESD) circuitry protects the AMC131M03-Q1 inputs from ESD and overvoltage events in conjunction with external circuits and assemblies.  $\boxtimes$  8-3 shows a simplified representation of the ESD circuit. The protection for input voltages exceeding V<sub>HLDO OUT</sub> can be modeled as a simple diode.




図 8-3. Input ESD Protection Circuitry

The AMC131M03-Q1 has an integrated negative charge pump that allows for input voltages below HGND with a unipolar supply. Consequently, shunt diodes between the inputs and HGND cannot be used to clamp excessive



negative input voltages. Instead, the same diode that clamps overvoltage also clamps undervoltage at the reverse breakdown voltage. Take care to prevent input voltages or currents from exceeding the limits provided in the *Absolute Maximum Ratings* table.

#### 8.3.5 Input Multiplexer

Each channel of the AMC131M03-Q1 has a dedicated input multiplexer. The multiplexer controls which signals are routed to the ADC channels. Configure the input multiplexer using the MUXn[1:0] bits in the CHn\_CFG register. The input multiplexer allows the following inputs to be connected to the ADC channel:

- The analog input pins corresponding to the given channel
- HGND, which is used for offset calibration
- Positive DC test signal
- Negative DC test signal

See the *Internal Test Signals* section for more information about the test signals.  $\boxtimes$  8-4 shows a diagram of the input multiplexer on the AMC131M03-Q1.




図 8-4. Input Multiplexer

#### 8.3.6 Programmable Gain Amplifier (PGA)

Each channel of the AMC131M03-Q1 features an integrated programmable gain amplifier (PGA) that provides gains of 1, 2, 4, 8, 16, 32, 64, and 128. The gains for all channels are individually controlled by the PGAGAINx[2:0] bits for each channel in the GAIN register.

Changing the PGA gain scales the differential full-scale input voltage range (FSR) of the ADC.  $\overrightarrow{x}$  3 describes the relationship between FSR and gain.  $\overrightarrow{x}$  3 uses the internal reference voltage, 1.2 V, as the scaling factor without accounting for gain error caused by tolerance in the reference voltage.

 $\frac{1}{8}$  8-1 shows the corresponding full-scale ranges for each gain setting.

Scale Range
FSR
±1.2 V
±600 mV
±300 mV
±150 mV
±75 mV
±37.5 mV
±18.75 mV

(3)

表 8-1. Full-Scale Range (続き)					
GAIN SETTING	FSR				
128 ±9.375 mV					

The input impedance of the PGA dominates the input impedance characteristics of the AMC131M03-Q1. The PGA input impedance for gain settings up to 4 behaves according to  $\neq$  4 without accounting for device tolerance and change over temperature. Minimize the output impedance of the circuit that drives the AMC131M03-Q1 inputs to obtain the best possible gain error, INL, and distortion performance.

$$275 \text{ k}\Omega \times 4.096 \text{ MHz} / f_{\text{MOD}}$$

(4)

where:

•  $f_{MOD}$  is the  $\Delta\Sigma$  modulator frequency,  $f_{CLKIN}$  /  $N_{DIV}$ 

By default, N<sub>DIV</sub> = 2. N<sub>DIV</sub> is set by the programmable clock divider, see the *Clocking and Power Modes* section.

The device uses an input precharge buffer for PGA gain settings of 8 and higher. The input impedance at these gain settings is very high. Specifying the input bias current for these gain settings is therefore more useful.

#### 8.3.7 Voltage Reference

The AMC131M03-Q1 uses an internally generated, low-drift, band-gap voltage to supply the reference for the ADC. The reference has a nominal voltage of 1.2 V, allowing the differential input voltage to swing from -1.2 V to 1.2 V. The reference circuitry starts up very quickly to accommodate the fast start-up feature of this device. The device waits until the reference circuitry is fully settled before generating conversion data.

#### 8.3.8 Internal Test Signals

The AMC131M03-Q1 features an internal analog test signal that is useful for troubleshooting and diagnosis. A positive or negative DC test signal can be applied to the channel inputs through the input multiplexer. The multiplexer is controlled through the MUXn[1:0] bits in the CHn\_CFG register. The test signals are created by internally dividing the reference voltage. The same signal is shared by all channels.

The test signal is nominally 2 / 15 ×  $V_{REF}$ . The test signal automatically adjusts the voltage level with the gain setting such that the ADC always measures a signal that is 2 / 15 ×  $V_{Diff Max}$ . For example, at a gain of 1, this voltage equates to 160 mV. At a gain of 2, this voltage is 80 mV.




### 8.3.9 Clocking and Power Modes

An LVCMOS clock must be provided at the CLKIN pin continuously when the AMC131M03-Q1 is running in normal operation. The frequency of the clock can be scaled in conjunction with the power mode to provide a tradeoff between power consumption and dynamic range.

The PWR[1:0] bits in the CLOCK register allow the device to be configured in one of two power modes: highresolution (HR) or low-power (LP) mode. Changing the PWR[1:0] bits scales the internal bias currents to achieve the expected power levels. The external clock frequency must follow the guidance provided in the *Recommended Operating Conditions* table corresponding to the intended power mode for the device to perform according to the specification.

The main clock must be externally provided at the CLKIN pin. As shown in  $\boxtimes$  8-5, a user-programmable clock divider divides the main clock to derive the internal modulator clock (MOD\_CLK). By default, the main clock provided at the CLKIN pin is divided by N<sub>DIV</sub> = 2 to generate a 50% duty cycle internal modulator clock. As listed in  $\gtrsim$  8-2, the divider ratio N<sub>DIV</sub> can be changed to values of 4, 8, and 12 using the CLK\_DIV[1:0] bits in the CLOCK register.



#### **図** 8-5. Programmable Clock Divider Block Diagram

CLK_DIV[1:0]	N <sub>DIV</sub> FOR MOD_CLK AT ALL CHANNELS						
00b	2						
01b	4						
10b	8						
11b	12						

#### 表 8-2. Modulator Clock Divider Selection

The clock frequency range of the internal DC/DC converter must be synchronized with the modulator clock to minimize interference. To optimize the DC/DC converter internal clock, the actual frequency value of the modulator clock must be written to the DCDC\_CTRL register immediately after device power-up. The modulator clock frequency is a result of the frequency provided at the CLKIN pin and the selected divider ratio (for example, if a 4-MHz clock frequency is provided at the CLKIN pin, and the divider ratio is set to 4, then the frequency of the modulator clock MOD\_CLK is 1 MHz). The correct modulator clock frequency value must be configured in the DCDC\_CTRL register, as given in  $\frac{1}{2}$  8-3, by writing to the DCDC\_FREQ[3:0] register bits immediately after start-up.

An example calculation is:

- Main clock: f<sub>CLKIN</sub> = 8.192 MHz
- Divider ratio: N<sub>DIV</sub>= 4
- Resulting modulator clock: f<sub>CLKIN</sub> / N<sub>DIV</sub> = 2.048 MHz
- Modulator clock frequency is within the range: 1.926 MHz to 2.051 MHz; see  $\pm$  8-3
- Required DCDC\_FREQ[3:0] bit setting: 1000b; see 表 8-3



for DerDe Synchronization		
MODULATOR CLOCK FREQUENCY (MHz)	DCDC_FREQ[3:0] BIT SETTING	
3.768 MHz to 4.100 MHz	0000b	
3.366 MHz to 3.768 MHz	0001b	
3.041 MHz to 3.366 MHz	0010b	
2.773 MHz to 3.041 MHz	0011b	
2.549 MHz to 2.773 MHz	0100b	
2.358 MHz to 2.549 MHz	0101b	
2.194 MHz to 2.358 MHz	0110b	
2.051 MHz to 2.194 MHz	0111b	
1.926 MHz to 2.051 MHz	1000b	
1.815 MHz to 1.926 MHz	1001b	
1.716 MHz to 1.815 MHz	1010b	
1.627 MHz to 1.716 MHz	1011b	
1.547 MHz to 1.627 MHz	1100b	
1.475 MHz to 1.547 MHz	1101b	
1.409 MHz to 1.475 MHz	1110b	
1.400 MHz to 1.409 MHz	1111b	

### 表 8-3. Modulator Clock Frequency Range Selection for DC/DC Synchronization

### 8.3.10 ΔΣ Modulator

The AMC131M03-Q1 uses a delta-sigma ( $\Delta\Sigma$ ) modulator to convert the analog input voltage to a one's density modulated digital bitstream. The  $\Delta\Sigma$  modulator oversamples the input voltage at a frequency many times greater than the output data rate. The modulator frequency, f<sub>MOD</sub>, of the AMC131M03-Q1 is derived from the main clock frequency (provided at the CLKIN pin) with the user-programmable clock divider; see the *Clocking and Power Modes* section.

The output of the modulator is fed back to the modulator input through a digital-to-analog converter (DAC) as a means of error correction. This feedback mechanism shapes the modulator quantization noise in the frequency domain to make the noise more dense at higher frequencies and less dense in the band of interest. The digital decimation filter following the  $\Delta\Sigma$  modulator significantly attenuates the out-of-band modulator quantization noise, allowing the device to provide excellent dynamic range.

### 8.3.11 Digital Filter

The  $\Delta\Sigma$  modulator bitstream feeds into a digital filter. The digital filter is a linear-phase, finite impulse response (FIR), low-pass, sinc-type filter that attenuates the out-of-band quantization noise of the  $\Delta\Sigma$  modulator. The digital filter demodulates the output of the  $\Delta\Sigma$  modulator by averaging. The data passing through the filter are decimated and downsampled to reduce the rate at which data come out of the modulator (f<sub>MOD</sub>) to the output data rate (f<sub>DATA</sub>). The decimation factor is defined as per  $\vec{x}$  5 and is called the *oversampling ratio* (*OSR*).

$$OSR = f_{MOD} / f_{DATA}$$

(5)

The OSR is configurable and set by the OSR[2:0] bits in the CLOCK register. By setting the OSR[2:0] bits, the OSR can be configured in values ranging from 128 to 16384 in binary steps. In addition, the OSR can be configured to a value of 64 by setting the TURBO bit in the CLOCK register (turbo mode). Therefore in total, there are nine OSR settings in the AMC131M03-Q1, allowing nine different data rate settings for any given main clock frequency.  $\frac{1}{28}$  8-4 lists the OSR settings and the corresponding output data rates for the nominal CLKIN frequencies mentioned, assuming the programmable clock divider is set to N<sub>DIV</sub> = 2.

The OSR determines the amount of averaging of the modulator output in the digital filter and, therefore, also the filter bandwidth. The filter bandwidth directly affects the noise performance of the ADC because lower bandwidth



results in lower noise, whereas higher bandwidth results in higher noise. See  $\frac{1}{2}$  7-1 for the noise specifications for various OSR settings.

The device must be in standby mode when changing the OSR. Setting the OSR[2:0] bits to a new value while the ADC is generating conversion data can result in unexpected behavior of the ADC output.


POWER MODE	NOMINAL MAIN CLOCK FREQUENCY	f <sub>MOD</sub> (1)	OSR	OUTPUT DATA RATE
High-resolution (HR) 8.192 MHz		4.096 MHz	64	64 kSPS
			128	32 kSPS
			256	16 kSPS
			512	8 kSPS
	8.192 MHz		1024	4 kSPS
			2048	2 kSPS
			4096	1 kSPS
		8192	500 SPS	
			16384	250 SPS
		64           128           256           512           2.048 MHz           1024           2048           4096	64	32 kSPS
Low-power (LP) 4.096 MHz			128	16 kSPS
			256	8 kSPS
			4 kSPS	
	4.096 MHz		1024	2 kSPS
			2048	1 kSPS
			4096	500 SPS
			8192 250 SPS	250 SPS
			16384	125 SPS

### 表 8-4. OSR Settings and Data Rates for Nominal Main Clock Frequencies

(1) Programmable clock divider is set to  $N_{DIV} = 2$ .

### 8.3.11.1 Digital Filter Implementation

 $\boxtimes$  8-6 shows the digital filter implementation of the AMC131M03-Q1. The modulator bitstream feeds two parallel filter paths: a sinc<sup>3</sup> filter and a fast-settling filter path.



28



#### 8.3.11.1.1 Fast-Settling Filter

At power-up or after a device reset, the AMC131M03-Q1 selects the fast-settling filter to allow for settled output data generation with minimal latency. The fast-settling filter has the characteristic of a first-order sinc filter (sinc<sup>1</sup>). After two conversions, the device switches to and remains in the sinc<sup>3</sup> filter path until the next time the device is powered down or reset.

The fast-settling filter exhibits wider bandwidth and less stop-band attenuation than the sinc<sup>3</sup> filter. Consequently, the noise performance when using the fast-settling filter is not as high as with the sinc<sup>3</sup> filter. The first two samples available from the AMC131M03-Q1 after a supply ramp or reset have the noise performance and frequency response corresponding to the fast-settling filter, whereas subsequent samples have the noise performance and frequency response consistent with the sinc<sup>3</sup> filter. See the *Start-Up Behavior After Power-Up* section for more details regarding the start-up capabilities of the AMC131M03-Q1.

### 8.3.11.1.2 SINC<sup>3</sup> and SINC<sup>3</sup> + SINC<sup>1</sup> Filter

The AMC131M03-Q1 selects the sinc<sup>3</sup> filter path two conversions after power-up or device reset. For OSR settings of 64 to 1024, the sinc<sup>3</sup> filter output directly feeds into the global-chop and calibration logic. For OSR settings of 2048 and higher, the sinc<sup>3</sup> filter is followed by a sinc<sup>1</sup> filter. The sinc<sup>3</sup> filter operates at a fixed OSR of 1024 in this case while the sinc<sup>1</sup> filter implements the additional OSRs of 2 to 16. Thus, when an OSR of 4096 (for example) is selected, the sinc<sup>3</sup> filter operates at an OSR of 1024 and the sinc<sup>1</sup> filter operates at an OSR of 4.

The filter has infinite attenuation at integer multiples of the data rate except for integer multiples of  $f_{MOD}$ . As with all digital filters, the digital filter response of the AMC131M03-Q1 repeats at integer multiples of the modulator frequency,  $f_{MOD}$ . The data rate and filter notch frequencies scale with  $f_{MOD}$ .

When possible, plan frequencies for unrelated periodic processes in the application for integer multiples of the data rate such that any parasitic effect on data acquisition is effectively canceled by the notches of the digital filter. Avoid frequencies near integer multiples of  $f_{MOD}$  whenever possible because tones in these bands can alias to the band of interest.

The sinc<sup>3</sup> and sinc<sup>3</sup> + sinc<sup>1</sup> filters for a given channel require time to settle after a channel is enabled, the channel multiplexer or gain setting is changed, or a resynchronization event occurs. See the *Synchronization* section for more details on resynchronization.  $\gtrsim 8-5$  lists the settling times of the sinc<sup>3</sup> and sinc<sup>3</sup> + sinc<sup>1</sup> filters for each OSR setting. The AMC131M03-Q1 does not gate unsettled data. Therefore, the host must account for the filter settling time and disregard unsettled data if any are read. Wait for the duration of the settling times listed in  $\gtrsim 8-5$  plus one additional conversion cycle before the data that was read can be considered valid.

OSR (OVERALL)	OSR (SINC <sup>3</sup> )	OSR (SINC <sup>1</sup> )	SETTLING TIME, detailed (t <sub>CLKIN</sub> )	SETTLING TIME, total (t <sub>CLKIN</sub> )
64	64	N/A	3 × 64 + 44 + 4	240
128	128	N/A	3 × 128 + 44 + 4	432
256	256	N/A	3 × 256 + 44 + 4	816
512	512	N/A	3 × 512 + 44 + 4	1584
1024	1024	N/A	3 × 1024 + 44 + 4	3120
2048	1024	2	6 × 1024 + 44 + 4	6192
4096	1024	4	10 × 1024 + 44 + 4	10288
8192	1024	8	18 × 1024 + 44 + 4	18480
16384	1024	16	34 × 1024 + 44 + 4	34864

表 8-5. Digital Filter	· Settling Times
-----------------------	------------------

### 8.3.11.2 Digital Filter Characteristic

 $\pm$  6 calculates the z-domain transfer function of a sinc<sup>3</sup> filter that is used for OSRs of 1024 and lower.

$$|H(z)| = \left|\frac{1-Z^{-N}}{N(1-Z^{-1})}\right|^{3}$$

where:

N is the OSR


 $rac{3}{c}$  7 calculates the transfer function of a sinc<sup>3</sup> filter in terms of the continuous-time frequency parameter *f*.



where:

N is the OSR

 $\boxtimes$  8-7 and  $\boxtimes$  8-8 show the digital filter response of the fast-settling filter and the sinc<sup>3</sup> filter for OSRs of 1024 and lower.  $\boxtimes$  8-9 and  $\boxtimes$  8-10 show the digital filter response of the sinc<sup>3</sup> + sinc<sup>1</sup> filter for an OSR of 4096.








### 8.3.12 Channel Phase Calibration

The AMC131M03-Q1 allows fine adjustment of the sample phase between channels by using channel phase calibration. This feature is helpful when different channels are measuring the outputs of different types of sensors that have different phase responses. For example, in power metrology applications, voltage can be measured by a voltage divider, whereas current is measured using a current transformer that exhibits a phase difference between the input and output signals. The differences in phase between the voltage and current measurement must be compensated to measure the power and related parameters accurately.

The phase setting of the different channels is configured by the PHASEn[9:0] bits in the CHn\_CFG register corresponding to the channel whose phase adjustment is desired. The register value is a 10-bit, two's-complement value corresponding to the number of modulator clock cycles of phase offset compared to a reference phase of zero degrees.


The mechanism for achieving phase adjustment derives from the  $\Delta\Sigma$  architecture. The  $\Delta\Sigma$  modulator produces samples continuously at the modulator frequency,  $f_{MOD}$ . These samples are filtered and decimated to the output data rate by the digital filter. The ratio between  $f_{MOD}$  and the data rate is the oversampling ratio (OSR). Each conversion result corresponds to an OSR number of modulator samples provided to the digital filter. When the different channels of the AMC131M03-Q1 have no programmed phase offset between them, the modulator clock cycles corresponding to the conversion results of the different channels are aligned in the time domain.  $\boxtimes$  8-11 shows an example scenario where the voltage input to channel 1 has no phase offset from channel 0.




#### **図** 8-11. Two Channel Outputs With Equal Phase Settings

However, the sample period of one channel can be shifted with respect to another. If the inputs to both channels are sinusoids of the same frequency and the samples for these channels are retrieved by the host at the same time, the effect is that the phase of the channel with the modified sample period appears *shifted*.  $\boxtimes$  8-12 shows how the period corresponding to the samples are shifted between channels.  $\boxtimes$  8-13 illustrates how the samples appear as having generated a phase shift when retrieved by the host.





## 図 8-12. Channel 1 With a Positive Sample Phase Shift With Respect to Channel 0



### 図 8-13. Channels 1 and 0 From the Perspective of the Host

The valid setting range is from -OSR / 2 to (OSR / 2) - 1, except for OSRs greater than 1024, where the phase calibration setting is limited to -512 to 511. If a value outside of -OSR / 2 and (OSR / 2) - 1 is programmed, the device internally clips the value to the nearest limit. For example, if the OSR setting is programmed to 128 and the PHASEn[9:0] bits are programmed to 0001100100b corresponding to 100 modulator clock cycles, the device sets the phase of the channel to 63 because that value is the upper limit of phase calibration for that OSR setting.  $\frac{1}{5}$  8-6 gives the range of phase calibration settings for various OSR settings.

a s-o. Phase Calibration Setting Limits for Different OSR Settings		
OSR SETTING	PHASE OFFSET RANGE (t <sub>MOD</sub> )	PHASEn[9:0] BITS RANGE
64	-32 to 31	11 1110 0000b to 00 0001 1111b
128	-64 to 63	11 1100 0000b to 00 0011 1111b
256	-128 to 127	11 1000 0000b to 00 0111 1111b
512	-256 to 255	11 0000 0000b to 00 1111 1111b
1024	-512 to 511	10 0000 0000b to 01 1111 1111b
2048	-512 to 511	10 0000 0000b to 01 1111 1111b
4096	-512 to 511	10 0000 0000b to 01 1111 1111b
8192	-512 to 511	10 0000 0000b to 01 1111 1111b
16384	-512 to 511	10 0000 0000b to 01 1111 1111b

Follow these steps to create a phase shift larger than half the sample period for OSRs less than 2048:

- Create a phase shift corresponding to an integer number of sample periods by modifying the indices between channel data in software
- Use the phase calibration function of the AMC131M03-Q1 to create the remaining fractional sample period phase shift



For example, to create a phase shift of 2.25 samples between channels 0 and 1, create a phase shift of two samples by aligning sample N in the channel 0 output data stream with sample N+2 in the channel 1 output data stream in the host software. Make the remaining 0.25 sample adjustment using the AMC131M03-Q1 phase calibration function.

The phase calibration settings of the channels affect the timing of the data-ready interrupt signal, DRDY. See the *Data Ready (DRDY)* section for more details regarding how phase calibration affects the DRDY signal.

### 8.3.13 Calibration Registers

The calibration registers allow for automatic computation of calibrated ADC conversion results from preprogrammed values. The host can rely on the device to automatically correct for system gain and offset after the error correction terms are programmed into the corresponding device registers. The measured calibration coefficients must be stored in external nonvolatile memory and programmed into the registers each time the AMC131M03-Q1 powers up because the AMC131M03-Q1 registers are volatile.

The offset calibration registers are used to correct for system offset error, otherwise known as *zero error*. Offset error corresponds to the ADC output when the input to the system is zero. The AMC131M03-Q1 corrects for offset errors by subtracting the contents of the OCALn[23:0] register bits in the CHn\_OCAL\_MSB and CHn\_OCAL\_LSB registers from the conversion result for that channel before being output. There are separate CHn\_OCAL\_MSB and CHnOCAL\_LSB registers for each channel, which allows separate offset calibration coefficients to be programmed for each channel. The contents of the OCALn[23:0] bits are interpreted by the device as 24-bit, two's-complement values.

The gain calibration registers are used to correct for system gain error. Gain error corresponds to the deviation of gain of the system from the ideal value. The AMC131M03-Q1 corrects for gain errors by multiplying the ADC conversion result by the value given by the contents of the GCALn[23:0] register bits in the CHn\_GCAL\_MSB and CHn\_GCAL\_LSB registers before being output. There are separate CHn\_GCAL\_MSB and CHn\_GCAL\_LSB registers for each channel, which allows separate gain calibration coefficients to be programmed for each channel. The contents of the GCALn[23:0] bits are interpreted by the device as 24-bit unsigned values corresponding to linear steps ranging from gains of 0 to  $2 - (1 / 2^{23})$ .  $\gtrsim 8-7$  describes the relationship between the GCALn[23:0] bit values and the gain calibration factor.

GCALn[23:0] VALUE	GAIN CALIBRATION FACTOR	
000000h	0	
000001h	1.19 × 10 <sup>−7</sup>	
800000h	1	
FFFFEh	2 – 2.38 × 10 <sup>-7</sup>	
FFFFFh	2 – 1.19 × 10 <sup>-7</sup>	

### 表 8-7. GCALn[23:0] Bit Mapping

The calibration registers do not need to be enabled because these registers are always in use. The OCALn[23:0] bits have a default value of 000000h resulting in no offset correction. Similarly, the GCALn[23:0] bits default to 800000h resulting in a gain calibration factor of 1.

図 8-14 shows a block diagram illustrating the mechanics of the calibration registers on one channel of the AMC131M03-Q1.






図 8-14. Calibration Block Diagram

### 8.3.14 Register Map CRC

The AMC131M03-Q1 performs a CRC on the device register map as a means to check for unintended changes to the registers. Enable the register map CRC by setting the REG\_CRC\_EN bit in the MODE register. When enabled, the device constantly calculates the register map CRC using each bit in the writable register space. The register addresses covered by the register map CRC on the AMC131M03-Q1 are 02h through 31h. The CRC is calculated beginning with the MSB of register 02h and ending with the LSB of register 31h using the polynomial selected in the CRC\_TYPE bit in the MODE register.

The calculated CRC is a 16-bit value and is stored in the REGMAP\_CRC register. The REG\_MAP bit in the STATUS register is set to flag the host if the register map CRC changes, including changes resulting from register writes. The bit is cleared by reading the STATUS register, or by the STATUS register being output as a response to the NULL command.

The CRC calculation is initialized with the seed value of FFFFh.

### 8.3.15 Temperature Sensor

The AMC131M03-Q1 offers an integrated temperature sensor that is multiplexed with the AIN2P input of the voltage channel. The TS\_EN bit in the CH2\_CFG register selects the temperature sensor mode for the ADC channel connected to the AIN2P input of the AMC131M03-Q1. If the TS\_EN bit is 0b the ADC measures the voltage between the AIN2P and AIN12N pins (channel 2 input). If the TS\_EN bit is 1b, the ADC for this channel is in temperature sensor measurement mode.

Do not use the temperature sensor measurement mode and the global-chop mode at the same time on the AMC131M03-Q1. When the TS\_EN bit in the CH2\_CFG register is set to 1b, the GC\_EN bit in the GLOBAL\_CHOP\_CFG register must be set to 0b.

There are two options for the temperature sensor measurement: internal and external temperature sensor mode. Use the TS\_SEL bit in the CH2\_CFG register to configure the internal or external temperature measurement mode. If the TS\_SEL bit in the CH2\_CFG register is set to 0b, the internal temperature sensor mode is selected. In this mode, the ADC on channel 2 measures the internal temperature sensor. Set the TS\_SEL bit in the CH2\_CFG register to 1b to select the external temperature sensor mode. In external temperature sensor mode, the ADC on channel 2 measures the voltage between the AIN2P and AIN12N pins for sensing an external temperature sensor, such as a positive (PTC) or negative temperature coefficient (NTC) element. This mode is very similar to the generic ADC measurement of a voltage between the AIN2P and AIN12N pins (channel 2 input); however, the conversion rate is reduced as explained in this section, with the benefit of increasing the input impedance.

Temperature readings follow the same process as the analog inputs for starting and reading conversion results; however, the conversion rate for temperature measurements is reduced by a factor of 32 in comparison to the other ADC channels. The benefit is a significantly increased input impedance. New temperature readings are available at channel 2 at every 32nd falling edge of DRDY, and new conversion results at channel 0 and channel 1 are available at every falling edge of DRDY. The DRDY2 bit in the STATUS register is set to high when a new temperature reading is available.



### 8.3.15.1 Internal Temperature Sensor

Set the TS\_EN bit in the CH2\_CFG register to 1b, and the TS\_SEL bit in the CH2\_CFG register to 0b to select the internal temperature sensor mode. Set the PGAGAIN2[2:0] bits in the GAIN register to 011b (gain of 8) when using the internal temperature sensor. As shown in  $\boxtimes$  8-15, the temperature sensor is comprised of two internal diodes with one diode having eight times the current density of the other. The difference in current density of the diodes yields a differential output voltage that is proportional to absolute temperature. The temperature sensor reading is converted by the ADC.




図 8-15. Internal Temperature Sensor Block Diagram

For internal temperature sensor mode, use  $\neq 8$  to calculate the device temperature from the ADC conversion result on channel 2.


$$Temperature (°C) = 25°C + \frac{ConversionResult(mV) - 80.45 mV}{0.277 mV} °C$$
(8)



#### 8.3.15.2 External Temperature Sensor

Set the TS\_EN bit in the CH2\_CFG register to 1b, and the TS\_SEL bit in the CH2\_CFG register to 1b to select the external temperature sensor mode. Set the PGAGAIN2[2:0] bits in the GAIN register to 000b (gain of 1) when using the external temperature sensor. In this mode, the ADC for channel 2 measures the voltage between the AIN2P and AIN12N pins (channel 2 input), as shown in  $\boxtimes$  8-16, for sensing an external temperature sensor (such as a PTC or NTC element).

The PTC or NTC element is powered from the secondary (high-side) supply that is generated by the onboard DC/DC converter and therefore exhibits supply variations. As shown in  $\boxtimes$  8-16, to eliminate supply variations and enable a ratiometric measurement, the ADC reference input for channel 2 in external temperature sensor mode is connected to a voltage Vref\_R derived from the secondary (high-side) supply HLDO\_OUT using a resistor divider R1 and R2. This reference selection is different from the internal temperature sensor mode and the normal ADC conversion mode, because in both modes the ADC is measured with respect to the internal reference V<sub>REF</sub> of 1.2 V. R1 and R2 are selected so that Vref\_R is also typically 1.2 V.



#### 図 8-16. External Temperature Sensor Measurement Block Diagram

 $rac{3}{3}$  9 and  $rac{3}{3}$  10 determine the external temperature by measuring the temperature-dependent resistance of the NTC or PTC element, assuming a gain of 1.

$$ConversionResult = \frac{Vsens}{Vref_R} = \frac{R_{NTC}}{R_{NTC} + R_{LDO}} \cdot \frac{R_1 + R_2}{R_2}$$
(9)

$$R_1 = 320 \ k\Omega, \ R_2 = 240 \ k\Omega, \ \frac{R_1 + R_2}{R_2} = 2.33$$
 (10)

In  $\neq$  9, *ConversionResult* is expressed in units ranging from 0 (zero-scale) to 1.0 (full-scale). To obtain *ConversionResult* from the decimal ADC code, divide the ADC code by  $2^{23}$ .

$$ConversionResult = ADC CODE / 2^{23}$$
(11)

 $\neq$  9 can be transformed into  $\neq$  12, which calculates the temperature-dependent resistance of the NTC or PTC element from the ADC conversion result on channel 2.

$$R_{NTC} = \frac{R_{LDO} \cdot ConversionResult}{\frac{R_1 + R_2}{R_2} - ConversionResult} = \frac{R_{LDO} \cdot ConversionResult}{2.33 - ConversionResult}$$
(12)

Copyright © 2023 Texas Instruments Incorporated



式 12 illustrates that the measurement of the NTC or PTC resistance is independent from the secondary (highside) supply voltage and is therefore ratiometric, eliminating any errors from variation of the supply voltage.

#### 8.3.15.3 Clock Selection for Temperature Sensor Operation

The modulator clock MOD\_CLK for each ADC is derived from the external clock provided at the CLKIN pin by a user-controlled programmable clock divider, as described in the *Clocking and Power Modes* section. By default, the clock provided at the CLKIN pin is divided by  $N_{DIV}$  = 2 to generate a 50% duty cycle internal modulator clock MOD\_CLK. The divider ratio  $N_{DIV}$  can be changed to values of 4, 8, and 12 using the CLK\_DIV[1:0] bits in the CLOCK register.

When in temperature sensor mode, MOD\_CLK is further divided by a factor of 32 and used as the modulator clock for channel 2 that converts the temperature readings on channel 2. However, the modulators on channel 0 and channel 1 are still controlled by the undivided MOD\_CLK, as defined by the CLK\_DIV[1:0] bits in the CLOCK register.

表 8-8 shows the MOD\_CLK for each ADC channel when operating in temperature sensor mode and in normal mode.

		N <sub>DIV</sub> FOR MOD_CLK					
TS_EN	CLK_DIV[1:0]	CHANNEL 0	CHANNEL 1	CHANNEL 2			
		AINON, AINOP	AIN12N, AIN1P	AIN12N, AIN2P			
Ob	00b	2	2	2			
Ob	01b	4	4	4			
Ob	10b	8	8	8			
Ob	11b	12	12	12			
1b	00b	2	2	64			
1b	01b	4	4	128			
1b	10b	8	8	256			
1b	11b	12	12	384			

表 8-8. Modulator Clock Selection for Normal ADC Mode and Temperature Sensor Mode

As explained in the *Temperature Sensor* section, the ADC conversion rate is reduced for the temperature sensor mode by a factor 32.

#### 8.3.16 General-Purpose Digital Output (GPO)


The AIN2P/GPO pin can be configured as a general-purpose output by setting the GPO\_EN bit in the CFG register to 1b. The GPO pin uses logic levels based on the HLDO\_OUT supply. See the *Electrical Characteristics* table for details regarding the logic high and low levels.

Use the GPO\_DAT bit in the CFG register to drive a logic high or low level on the AIN2P/GPO pin when configured as a digital output. The GPO output is push-pull. The value written to the GPO\_DAT bit is ignored when the AIN2P/GPO is configured as an analog input.



# 8.4 Device Functional Modes

⊠ 8-17 shows a state diagram depicting the major functional modes of the AMC131M03-Q1 and the transitions between them.



8-17. State Diagram Depicting Device Functional Modes

# 8.4.1 Power-Up and Reset

The AMC131M03-Q1 is reset in one of three ways: by a power-on reset (POR), by the <u>SYNC/RESET</u> pin, or by a RESET command. After a reset occurs, the configuration registers are reset to the default values. Therefore, the DC/DC converter is disabled when a reset occurs. The internal DC/DC converter must be enabled after any type of reset for the device to begin generating conversion data, such as the power-on-reset, or a reset using a RESET command, or a reset using the <u>SYNC/RESET</u> pin.

# 8.4.1.1 Power-On Reset

Power-on reset (POR) is the reset that occurs when a valid supply voltage is first applied. The POR process requires  $t_{POR}$  from when the supply voltages reach 90% of the nominal value. Internal circuitry powers up and the registers are set to the default state during this time. The DRDY pin transitions from low to high immediately after  $t_{POR}$ , indicating the SPI interface is ready for communication. The device ignores any SPI communication before this point.

See the *Start-Up Behavior After Power-Up* section for a recommended procedure to ensure a correct start-up behavior at power-up.

# 8.4.1.2 SYNC/RESET Pin

The  $\overline{SYNC/RESET}$  pin is an active low, dual-function pin that generates a reset if the pin is held low longer than  $t_{w(RSL)}$ . The device maintains a reset state until  $\overline{SYNC/RESET}$  is returned high. The host must wait for at least  $t_{REGACQ}$  after  $\overline{SYNC/RESET}$  is brought high before communicating with the device with SPI. Follow the procedure described in the *Start-Up Behavior After a Pin Reset or RESET Command* section after the device is reset.



# 8.4.1.3 RESET Command

The AMC131M03-Q1 can be reset with the SPI RESET command (0011h).

The device communicates in frames of a fixed length. See the *SPI Communication Frames* section for details regarding SPI data framing on the AMC131M03-Q1. The RESET command is transmitted in the first word of the data frame on DIN, but the command is not latched and executed by the device until the entire frame is complete. Terminating the frame early causes the RESET command to be ignored. Five words are required to complete a frame on the AMC131M03-Q1.

A reset occurs immediately after the command is latched. The host must wait for t<sub>REGACQ</sub> before communicating with the device to make sure the registers have assumed the default settings. Follow the procedure described in the *Start-Up Behavior After a Pin Reset or RESET Command* section after the device is reset.

## 8.4.2 Start-Up Behavior After Power-Up

The AMC131M03-Q1 does not generate conversion data automatically after power-up because the integrated DC/DC converter is disabled initially. For the ADC to operate, the DC/DC converter must be enabled after power-up, and a stable supply voltage at the HLDO\_OUT pin must be established that serves as the power supply for the circuitry on the secondary (high) side.

A recommended procedure for powering up the AMC131M03-Q1 is described in this section.  $\boxtimes$  8-18 depicts a timing diagram for the device behavior when this recommended sequence is used.  $\boxtimes$  8-19 provides a flow diagram that displays the recommended sequence in a graphical form.

Follow these steps to ensure a correct start-up behavior at power-up:

- Power up the DVDD supply.
- The transition of DRDY from low to high indicates a valid supply voltage on the primary side is established, and also indicates the SPI interface is ready for communication.
- Configure the clock divider by setting the CLK\_DIV[1:0] bits in the CLOCK register as needed.
- Configure the modulator clock frequency by setting the DCDC\_FREQ[3:0] bits in the DCDC\_CTRL register; see the *Clocking and Power Modes* section for details.
- Enable the DC/DC converter by setting the DCDC\_EN bit in the DCDC\_CTRL register to 1b.
- Configure all other registers of the AMC131M03-Q1 before the external clock is applied to the CLKIN pin.
- Provide the main clock at the CLKIN input to start operation of the integrated DC/DC converter, and to make sure that the secondary power supply at the HLDO\_OUT pin is generated.
- The transition of the SEC\_FAIL bit in the STATUS register from high to low indicates that the secondary power supply at the HLDO\_OUT pin is established and the ADC conversion data output is valid. Confirm device operation by reading the SEC\_FAIL bit, and verify that this bit is set to 0b, before reading any conversion data from the ADC. There are two options for reading the SEC\_FAIL bit in the STATUS register: sending a NULL command results in a response including the STATUS word, or sending a register read command to read the STATUS register. The SEC\_FAIL bit is a latched bit; therefore, at least two read commands are required to confirm that this bit transitioned from high to low; the first read command clears the logic high value that is latched during device power-up. Use the second read command to verify that the SEC\_FAIL bit is set to 0b, indicating that the secondary supply is valid. If the SEC\_FAIL bit still reads 1b as a result of the second read command, continue reading the SEC\_FAIL bit until this bit reads 0b before reading any conversion data from the ADC.



Regarding the conversion data after power-up, pay attention to the following:

- The high-to-low transition of DRDY indicates that new conversion data are available. As given in ⊠ 8-18, ADC data are only valid if the SEC\_FAIL reads 0b during the conversion period. The first two conversion results shown in ⊠ 8-18, represent invalid data.
- When the ADC generates valid data, the digital filter must settle, as described in the *SINC*<sup>3</sup> and *SINC*<sup>3</sup> + *SINC*<sup>1</sup> *Filter* section. Two subsequent conversion results illustrated in ⊠ 8-18 are unsettled (assuming OSR equals 1024), and the last conversion result shown provides valid and settled data.
- For best control of the conversion timing, especially in a system where multiple devices of the AMC131M03-Q1 are used, trigger a synchronization using the <u>SYNC/RESET</u> pin before the host collects conversion data from the ADC. See the <u>Synchronization</u> section for more details regarding how to synchronize the device.

In  $\boxtimes$  8-18, t<sub>POR\_SEC</sub> is the time from enabling the DC/DC converter to the first falling edge of the SEC\_FAIL bit, which indicates that the secondary power supply at the HLDO\_OUT pin is stable. t<sub>POR\_DVDD</sub> is the time from DVDD supply at 90% to DRDY first rising edge.





図 8-18. Start-Up Behavior at Power-Up and Settling Times, OSR = 1024







Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信 41



## 8.4.3 Start-Up Behavior After a Pin Reset or RESET Command

Sending a RESET command or executing a pin reset using the <u>SYNC/RESET</u> pin disables the DC/DC converter by resetting the DCDC\_EN bit to 0b. Therefore, the start-up process following a RESET command or a pin reset using the <u>SYNC/RESET</u> pin is similar to what occurs after power up. However, there is no t<sub>POR\_DVDD</sub> in the case of a command or pin reset because the DVDD supply is already ramped.

 $\boxed{\boxtimes}$  8-20 shows the behavior after a pin reset using the  $\boxed{\text{SYNC}/\text{RESET}}$  pin. A reset is only generated if the  $\boxed{\text{SYNC}/\text{RESET}}$  pin is held low longer than t<sub>w(RSL)</sub>. If the pin is held low for a duration less then t<sub>w(RSL)</sub> but greater than a CLKIN period, a synchronization occurs instead of a reset.




図 8-20. Start-Up Behavior After a Pin Reset and Settling Times

As shown in  $\boxtimes$  8-20, follow the same sequence for configuring the device and reading the SEC\_FAIL bit in the STATUS register as described in the *Start-Up Behavior After Power-Up* section to receive valid conversion data after a RESET command or a pin reset using the SYNC/RESET pin.

#### 8.4.4 Start-Up Behavior After a Pause in CLKIN

A pause in the clock signal provided at the CLKIN pin causes the power supply generated by the DC/DC converter on the secondary (high) side to drop and can prevent the ADC circuit on the secondary side from operating. The DC/DC converter is automatically re-enabled when the clock at the CLKIN pin resumes, and the AMC131M03-Q1 registers do not need to be reconfigured. However, the supply voltage on the secondary (high) side is not stable until the SEC\_FAIL bit in the STATUS register is set to 0b.

Follow the same sequence for reading the SEC\_FAIL bit in the STATUS register as described in the *Start-Up Behavior After Power-Up* section to receive valid conversion data after the clock has been paused and re-started at the CLKIN pin.

#### 8.4.5 Synchronization

Synchronization can be performed by the host to make sure the ADC conversions are synchronized to an external event. For example, synchronization can realign the data capture to the expected timing of the host if a glitch on the clock causes the host and device to become out of synchronization.


The SYNC/RESET pin is a multifunction digital input pin that allows the host to synchronize conversions to an external event or to reset the device. See the SYNC/RESET Pin section for more details regarding how the device is reset.

Provide a negative pulse on the  $\overline{SYNC}/\overline{RESET}$  pin with a duration less than  $t_{w(RSL)}$  but greater than a CLKIN period to trigger synchronization. The device internally compares the leading negative edge of the  $\overline{SYNC}/\overline{RESET}$ 



pulse to the internal clock that tracks the data rate. The internal data rate clock has timing equivalent to the DRDY pin if configured to assert with a phase calibration setting of 0b. If the negative edge on SYNC/RESET aligns with the internal data rate clock, the device is determined to be synchronized and therefore no action is taken. If there is misalignment, the digital filters on the device are reset to be synchronized with the SYNC/RESET pulse.

 $\boxtimes$  8-21 shows the behavior after a synchronization pulse on the SYNC/RESET pin for OSR = 1024. As explained in the SINC<sup>3</sup> and SINC<sup>3</sup> + SINC<sup>1</sup> Filter section, because of the settling of the digital filter, the first two conversion results are unsettled data and must be ignored.



In global-chop mode, conversions are always immediately restarted at the falling edge of the SYNC/RESET pin.

The phase calibration settings on all channels are retained during synchronization. Thus, channels with non-zero phase calibration settings generate conversion results less than a data rate period after the synchronization event occurs. However, the results are not settled until the respective channels have at least three conversion cycles for the sinc<sup>3</sup> filter to settle.

# 8.4.6 Conversion Modes

There are two ADC conversion modes on the AMC131M03-Q1: continuous-conversion and global-chop mode. Continuous-conversion mode is a mode where ADC conversions are generated constantly by the ADC at a rate defined by  $f_{MOD}$  / OSR. Global-chop mode differs from continuous-conversion mode because global-chop periodically chops (or swaps) the inputs, which reduces system offset errors at the cost of settling time between the points when the inputs are swapped. In either continuous-conversion or global-chop mode, there are two power modes that provide flexible options to scale power consumption with bandwidth and dynamic range. The *Power Modes* section discusses these power modes in further detail.

# 8.4.6.1 Continuous-Conversion Mode


Continuous-conversion mode is the mode in which ADC data are generated constantly at the rate of  $f_{MOD}$  / OSR. New data are indicated by a DRDY falling edge at this rate. Continuous-conversion mode is intended for measuring AC signals because this mode allows for higher output data rates than global-chop mode.

# 8.4.6.2 Global-Chop Mode

The AMC131M03-Q1 incorporates a global-chop mode option to reduce offset error and offset drift inherent to the device resulting from mismatch in the internal circuitry to very low levels. When global-chop mode is enabled by setting the GC\_EN bit in the GLOBAL\_CHOP\_CFG register, the device uses the conversion results from two consecutive internal conversions taken with opposite input polarity to cancel the device offset voltage. Conversion *n* is taken with normal input polarity. The device then reverses the internal input polarity for conversion n + 1. The average of two consecutive conversions (*n* and n + 1, n + 1 and n + 2, and so on) yields the final offset compensated result.



 $\boxtimes$  8-22 shows a block diagram of the global-chop mode implementation. The combined PGA and ADC internal offset voltage is modeled as V<sub>OFS</sub>. Only this device-inherent offset voltage is reduced by global-chop mode. Offset in the external circuitry connected to the analog inputs is not affected by global-chop mode.



**図** 8-22. Global-Chop Mode Implementation

The conversion period in global-chop mode differs from the conversion time when global-chop mode is disabled ( $t_{DATA} = OSR \times t_{MOD}$ ). 🔀 8-23 shows the conversion timing for an ADC channel using global-chop mode.

Conversion start				wap inp ital filter			a not 1 <sup>st</sup> glob. tled conversio			2 <sup>nd</sup> globa conversio			lobal-chop delay odulator sampling DC overhead
Ļ		<b>↓</b>	↓ ↓	Ļ	,	, ,		,		Ļ			
Π	Sampling n	Sampling n	Sampling n		Sampling n + 1	Sampling n + 1	Sampling n + 1	Sampling n + 2	Sampling n + 2	Sampling n + 2	Sampling n + 3	Sampling n + 3	Sampling n + 3
-			tgc_FIR	ST CONVE	RSION			4	t <sub>GC_CONVERSION</sub> -			🗲 tdata 🔶	



Every time the device swaps the input polarity, the digital filter is reset. The ADC then always takes three internal conversions to produce one settled global-chop conversion result.

The AMC131M03-Q1 provides a programmable delay ( $t_{GC\_DLY}$ ) between the end of the previous conversion period and the beginning of the subsequent conversion period after the input polarity is swapped. This delay allows external input circuitry to settle because the chopping switches interface directly with the analog inputs. The GC\_DLY[3:0] bits in the GLOBAL\_CHOP\_CFG register configure the delay after chopping the inputs. The global-chop delay is selected in terms of modulator clock periods from 2 to 65,536 × t<sub>MOD</sub>.

The effective conversion period in global-chop mode follows  $\neq$  13. A DRDY falling edge is generated each time a new global-chop conversion becomes available to the host.

The conversion process of all ADC channels in global-chop mode is restarted in the following two conditions so that all channels start sampling at the same time:

- Falling edge of the <u>SYNC/RESET</u> pin
- Change of the OSR setting

The conversion period of the first conversion after the ADC channels are reset is considerably longer than the conversion period of all subsequent conversions mentioned in  $\neq$  13 because the device must first perform two fully settled internal conversions with the input polarity swapped. The conversion period for the first conversion in global-chop mode follows  $\neq$  14.

$$t_{GC\_CONVERSION} = t_{GC\_DLY} + 3 \times OSR \times t_{MOD}$$
(13)

$$t_{GC \text{ FIRST CONVERSION}} = t_{GC \text{ DLY}} + 3 \times \text{OSR} \times t_{MOD} + t_{GC \text{ DLY}} + 3 \times \text{OSR} \times t_{MOD} + 44 \times t_{MOD}$$
(14)

Using global-chop mode reduces the ADC noise listed in  $\frac{1}{2}$  7-1 at a given OSR by a factor of  $\sqrt{2}$  because two consecutive internal conversions are averaged to yield one global-chop conversion result. The DC test signal cannot be measured in global-chop mode.

Phase calibration is automatically disabled in global-chop mode.



## 8.4.7 Power Modes

In both continuous-conversion and global-chop mode, there are two selectable power modes that allow scaling of power with bandwidth and performance: high-resolution (HR) mode and low-power (LP) mode. The mode is selected by the PWR[1:0] bits in the CLOCK register. Changing the PWR[1:0] bits scales the internal bias currents to achieve the expected power levels. See the *Recommended Operating Conditions* table for restrictions on the CLKIN frequency for each power mode.

#### 8.4.8 Standby Mode

Standby mode is a low-power state in which all channels are disabled, and the reference and other nonessential circuitry are powered down. This mode differs from completely powering down the device because the device retains the register settings. Set the DCDC\_EN bit in the DCDC\_CTRL register to 0b to disable the DC/DC converter before entering standby mode. Enter standby mode by sending the STANDBY command (0022h). Stop toggling CLKIN when the device is in standby mode to minimize device power consumption. Exit standby mode by sending the WAKEUP command (0033h).

# 8.5 Programming

## 8.5.1 Serial Interface

The AMC131M03-Q1 uses an SPI-compatible interface to configure the device and retrieve conversion data. The device always acts as an SPI peripheral; SCLK and  $\overline{CS}$  are inputs to the interface. The interface operates in SPI mode 1, where CPOL = 0 and CPHA = 1. In SPI mode 1, SCLK idles low and data are launched or changed only on SCLK rising edges; data are latched or read by the controller and peripheral on SCLK falling edges. The interface is full-duplex, meaning data can be sent and received simultaneously by the interface. The device includes the typical SPI signals: SCLK,  $\overline{CS}$ , DIN, and DOUT. In addition, there are two other digital pins that provide functionality. The  $\overline{DRDY}$  pin serves as a flag to the host to indicate new conversion data are available. The  $\overline{SYNC}/RESET$  pin is a dual-function pin that allows synchronization of conversions to an external event and allows for a hardware device reset.

# 8.5.1.1 Chip Select (CS)

The  $\overline{CS}$  pin is an active low input signal that selects the device for communication. The device ignores any communication and DOUT is high impedance when  $\overline{CS}$  is held high. Hold  $\overline{CS}$  low for the duration of a communication frame to ensure proper communication. The interface is reset each time  $\overline{CS}$  is taken high.

#### 8.5.1.2 Serial Data Clock (SCLK)

The SCLK pin is an input that serves as the serial clock for the interface. Output data on the DOUT pin transitions on the rising edge of SCLK and input data on DIN are latched on the falling edge of SCLK.

#### 8.5.1.3 Serial Data Input (DIN)

The DIN pin is the peripheral in, controller out (PICO) pin for the device. Serial commands are shifted in through the DIN pin by the device with each SCLK falling edge when the  $\overline{CS}$  pin is low.

#### 8.5.1.4 Serial Data Output (DOUT)

The DOUT pin is the peripheral out, controller in (POCI) pin for the device. The device shifts out command responses and ADC conversion data serially with each rising SCLK edge when the  $\overline{CS}$  pin is low. This pin assumes a high-impedance state when  $\overline{CS}$  is high.

#### 8.5.1.5 Data Ready (DRDY)

The DRDY pin is an active-low output that indicates when new conversion data are ready in conversion mode. Connect the DRDY pin to an input on the host to trigger periodic data retrieval in conversion mode. The period between each DRDY falling edge is the data rate period.

The timing of DRDY with respect to the sampling of a given channel on the AMC131M03-Q1 depends on the phase calibration setting of the channel and the state of the DRDY\_SEL[1:0] bits in the MODE register. Setting the DRDY\_SEL[1:0] bits to 00b configures DRDY to assert when the channel with the largest positive phase



calibration setting, or the most lagging, has a new conversion result. When the bits are 01b, the device asserts  $\overline{\text{DRDY}}$  each time any channel data are ready. Finally, setting the bits to either 10b or 11b configures the device to assert  $\overline{\text{DRDY}}$  when the channel with the most negative phase calibration setting, or the most leading, has new conversion data. Changing the DRDY\_SEL[1:0] bits has no effect on  $\overline{\text{DRDY}}$  behavior in global-chop mode because phase calibration is automatically disabled in global-chop mode.

The timing of the first  $\overline{\text{DRDY}}$  assertion after channels are enabled or after a synchronization pulse is provided depends on the phase calibration setting. If the channel that causes  $\overline{\text{DRDY}}$  to assert has a phase calibration setting less than zero, the first  $\overline{\text{DRDY}}$  assertion can be less than one sample period from the channel being enabled or the occurrence of the synchronization pulse. However,  $\overline{\text{DRDY}}$  asserts in the next sample period if the phase setting puts the output timing too close to the beginning of the sample period.

 $\pm$  8-9 lists the phase calibration setting boundary at which  $\overline{\text{DRDY}}$  either first asserts within a sample period, or in the next sample period. If the setting for the channel configured to control  $\overline{\text{DRDY}}$  assertion is greater than the value listed in  $\pm$  8-9 for each OSR,  $\overline{\text{DRDY}}$  asserts for the first time within a sample period of the channel being enabled or the synchronization pulse. If the phase setting value is equal to or more negative than the value in  $\pm$  8-9,  $\overline{\text{DRDY}}$  asserts in the following sample period. See the *Synchronization* section for more information about synchronization.

	¥	
OSR	PHASE SETTING BOUNDARY	PHASEn[9:0] BIT SETTING BOUNDARY
128	-19	3EDh
256	-83	3ADh
512	-211	32Dh
1024	-467	22Dh
>1024	None	N/A

# 表 8-9. Phase Setting First DRDY Assertion Boundary

The DRDY\_HIZ bit in the MODE register configures the state of the  $\overline{DRDY}$  pin when deasserted. By default the bit is 0b, meaning the pin is actively driven high using a push-pull output stage. When the bit is 1b,  $\overline{DRDY}$  behaves like an open-drain digital output. Use a 10-k $\Omega$  pullup resistor to pull the pin high when  $\overline{DRDY}$  is not asserted.

The DRDY\_FMT bit in the MODE register determines the format of the DRDY signal. When the bit is 0b, new data are indicated by DRDY changing from high to low and remaining low until either all conversion data are shifted out of the device, or remaining low and going high briefly before the next time DRDY transitions low. When the DRDY\_FMT bit is 1b, new data are indicated by a short negative pulse on the DRDY pin. If the host does not read conversion data after the DRDY pulse when DRDY\_FMT is 1b, the device skips a conversion result and does not provide another DRDY pulse until the second following instance when data are ready because of how the pulse is generated. See the *Collecting Data for the First Time or After a Pause in Data Collection* section for more information about the behavior of DRDY when data are not consistently read.

# 8.5.1.6 Conversion Synchronization or System Reset (SYNC/RESET)

The <u>SYNC/RESET</u> pin is a multifunction digital input pin that serves primarily to allow the host to synchronize conversions to an external process or to reset the device. See the <u>Synchronization</u> section for more details regarding the synchronization function. See the <u>SYNC/RESET</u> Pin section for more details regarding how the device is reset.

# 8.5.1.7 SPI Communication Frames

SPI communication on the AMC131M03-Q1 is performed in frames. Each SPI communication frame consists of several words. The word size is configurable as either 16, 24, or 32 bits by programming the WLENGTH[1:0] bits in the MODE register.

The interface is full duplex, meaning that the interface is capable of transmitting data on DOUT while simultaneously receiving data on DIN. The input frame that the host sends on DIN always begins with a

command. The first word on the output frame that the device transmits on DOUT always begins with the response to the command that was sent in the previous input frame.

The number of words in a command depends on the command provided. For most commands, there are five words in a frame. On DIN, the host provides the command, the command CRC if input CRC is enabled or a word of zeros if input CRC is disabled, and three additional words of zeros. Simultaneously on DOUT, the device outputs the response from the previous frame command, three words of ADC data representing the three ADC channels, and a CRC word. If one or several of the ADC channels are disabled, this frame structure of five words still applies, and the data of disabled channels reads all zeros. 🗵 8-24 shows a typical command frame structure.




図 8-24. Typical Communication Frame

There are some commands that require more than five words. In the case of a read register (RREG) command where multiple registers are read, the response to the command contains the acknowledgment of the command followed by the register contents requested, which can require a larger frame depending on how many registers are read. See the *RREG* section for more details on the RREG command.

In the case of a write register (WREG) command where multiple registers are written, the frame extends to accommodate the additional data. See the *WREG* section for more details on the WREG command.

See the *Commands* section for a list of all valid commands and the corresponding responses on the AMC131M03-Q1.

Under special circumstances, a data frame can be shortened by the host. See the *Short SPI Frames* section for more information about artificially shortening communication frames.

# 8.5.1.8 SPI Communication Words

An SPI communication frame with the AMC131M03-Q1 is made of words. Words on DIN can contain commands, register settings during a register write, or a CRC of the input data. Words on DOUT can contain command responses, register settings during a register read, ADC conversion data, or the CRC of the output data.



Words can be 16, 24, or 32 bits. The word size is configured by the WLENGTH[1:0] bits in the MODE register. The device defaults to a 24-bit word size. Commands, responses, CRC, and registers always contain 16 bits of actual data. These words are always most significant bit (MSB) aligned, and therefore the least significant bits (LSBs) are zero-padded to accommodate 24- or 32-bit word sizes. ADC conversion data are nominally 24 bits. The ADC truncates the eight LSBs when the device is configured for 16-bit word size. There are two options for 32-bit communication available for ADC data that are configured by the WLENGTH[1:0] bits in the MODE register. Either the ADC data can be LSB padded with zeros or the data can be MSB sign extended.

## 8.5.1.9 Short SPI Frames

The SPI frame can be shortened to only send commands and receive responses if the ADCs are disabled and no ADC data are being output by the device. Read out all expected output data words from each sample period if the ADCs are enabled. Reading all data output with each frame ensures predictable  $\overrightarrow{DRDY}$  pin behavior. If reading out all data on each output data period is not feasible, see the *Collecting Data for the First Time or After a Pause in Data Collection* section on how to begin reading data again after a pause from when the ADCs were last enabled.

A short frame is not possible when using the RESET command. A full frame must be provided for a device reset to take place when providing the RESET command.

## 8.5.1.10 Communication Cyclic Redundancy Check (CRC)

The AMC131M03-Q1 features a cyclic redundancy check (CRC) engine on both input and output data to mitigate SPI communication errors. The CRC word is 16 bits wide for either input or output CRC. Coverage includes all words in the SPI frame where the CRC is enabled, including zero-padded or sign-extended bits.

CRC on the SPI input is optional and can be enabled and disabled by writing the RX\_CRC\_EN bit in the MODE register. Input CRC is disabled by default. The device checks the provided input CRC against the CRC generated based on the input data. A CRC error occurs if the CRC words do not match. The device does not execute any commands, except for the WREG command, if the input CRC check fails. A WREG command always executes even when the CRC check fails. The device sets the CRC\_ERR bit in the STATUS register for all cases of a CRC error. The response on the output in the SPI frame following the frame where the CRC error occurred is that of a NULL command, which means the STATUS register plus the conversion data are output in the following SPI frame. The CRC\_ERR bit is cleared when the STATUS register is output.

Output CRC is not optional and always appears at the end of the output frame. The host can ignore the data if output CRC is not used.

There are two types of CRC polynomials available: CCITT CRC and ANSI CRC (CRC-16). The CRC setting determines the algorithm for both the input and output CRC. The CRC type is programmed by the CRC\_TYPE bit in the MODE register.  $\frac{1}{5}$  8-10 lists the details of the two CRC types.

The CRC calculation is initialized with the seed value of FFFFh to detect errors in the event that DIN or DOUT are stuck low.

at 0-10. Once Types							
CRC TYPE	POLYNOMIAL	BINARY POLYNOMIAL					
CCITT CRC	$x^{16} + x^{12} + x^5 + 1$	0001 0000 0010 0001					
ANSI CRC	$x^{16} + x^{15} + x^2 + 1$	1000 0000 0000 0101					

表	8-10.	CRC	Types
---	-------	-----	-------

# 8.5.1.11 SPI Timeout

The AMC131M03-Q1 features an SPI timeout as a means to recover SPI communication, especially in situations where  $\overline{CS}$  is permanently tied low. Enable the SPI timeout using the TIMEOUT bit in the MODE register. When enabled, the entire SPI frame (first SCLK to last SCLK) must complete in 2<sup>15</sup> MCLK cycles, otherwise the SPI logic resets. When a timeout happens, the device starts interpreting the data starting with the next SCLK as a new SPI frame.



#### 8.5.2 ADC Conversion Data

The device provides conversion data for each channel at the data rate set by the OSR bits in the CLOCK register. The time when data are available relative to  $\overline{DRDY}$  asserting is determined by the channel phase calibration setting and the DRDY\_SEL[1:0] bits in the MODE register when in continuous-conversion mode. All data are available immediately following  $\overline{DRDY}$  assertion in global-chop mode. The conversion status of all channels is available as the DRDY[2:0] bits in the STATUS register. The STATUS register content is automatically output as the response to the NULL command.

Conversion data are 24 bits. The data LSBs are truncated when the device operates with a 16-bit word size. The LSBs are zero padded or the MSBs sign extended when operating with a 32-bit word size depending on the setting of the WLENGTH[1:0] bits in the MODE register.

Data are given in binary two's-complement format. Use 式 15 to calculate the size of one code (LSB).

(15)


A positive full-scale input  $V_{IN} \ge +FSR - 1 LSB = 1.2 V / Gain - 1 LSB$  produces an output code of 7FFFFFh, and a negative full-scale input ( $V_{IN} \le -FSR = -1.2 V / Gain$ ) produces an output code of 800000h. The output clips at these codes for signals that exceed full-scale.

表 8-11 summarizes the ideal output codes for different input signals.

	de versus input Signal
INPUT SIGNAL, V <sub>IN</sub> = V <sub>AINP</sub> – V <sub>AINN</sub>	IDEAL OUTPUT CODE
$\geq$ FSR (2 <sup>23</sup> – 1) / 2 <sup>23</sup>	7FFFFh
FSR / 2 <sup>23</sup>	000001h
0	000000h
–FSR / 2 <sup>23</sup>	FFFFFh
≤ –FSR	800000h

### 表 8-11. Ideal Output Code versus Input Signal

☑ 8-25 shows the mapping of the analog input signal to the output codes.



🛛 8-25. Code Transition Diagram



# 8.5.3 Commands

 $\frac{1}{8}$  8-12 contains a list of all valid commands, a short description of the functionality, the binary command word, and the expected response that appears in the following frame.

COMMAND	DESCRIPTION	COMMAND WORD	RESPONSE
NULL	No operation	0000 0000 0000 0000	STATUS register
RESET	Reset the device	0000 0000 0001 0001	1111 1111 0010 0011
STANDBY	Place the device into standby mode	0000 0000 0010 0010	0000 0000 0010 0010
WAKEUP	Wake the device from standby mode to conversion mode	0000 0000 0011 0011	0000 0000 0011 0011
LOCK	Lock the interface such that only the NULL, UNLOCK, and RREG commands are valid	0000 0101 0101 0101	0000 0101 0101 0101
UNLOCK	Unlock the interface after the interface is locked	0000 0110 0101 0101	0000 0110 0101 0101
RREG Read <i>nnn nnnn</i> plus 1 registers beginning at address <i>a aaaa a</i>		101a aaaa annn nnnn	dddd dddd dddd dddd or 111a aaa annn nnnn <sup>(1)</sup>
WREG	Write nnn nnnn plus 1 registers beginning at address a aaaa a	011a aaaa annn nnnn	010a aaaa ammm mmmm <sup>(2)</sup>

#### 表 8-12. Command Definitions

(1) When *nnn nnnn* is 0, the response is the requested register data *dddd dddd dddd dddd*. When *nnn nnnn* is greater than 0, the response begins with 111a aaaa annn nnnn, followed by the register data.

(2) In this case, *mmm mmmm* represents the number of registers that are actually written minus one. This value can be less than *nnn nnnn* in some cases.

## 8.5.3.1 NULL (0000 0000 0000 0000)

The NULL command is the *no-operation* command that results in no registers read or written, and the state of the device remains unchanged. The intended use case for the NULL command is to read conversion data from the ADC. The command response for the NULL command is the contents of the STATUS register. Any invalid command also gives the NULL response.

# 8.5.3.2 RESET (0000 0000 0001 0001)

The RESET command resets the ADC to the register defaults. The command is latched by the device at the end of the frame. A reset occurs immediately after the command is latched. The host must wait for  $t_{REGACQ}$  after reset before communicating with the device to make sure the registers have assumed the default settings. The device sends an acknowledgment of FF23h when the ADC is properly reset. The device responds with 0011h if the command word is sent but the frame is not completed, and therefore, the device is not reset. See the *RESET Command* section for more information regarding the operation of the reset command. 🛛 8-26 illustrates a properly sent RESET command frame.




図 8-26. RESET Command Frame

# 8.5.3.3 STANDBY (0000 0000 0010 0010)

The STANDBY command places the device in a low-power standby mode. The command is latched by the device at the end of the frame. The device enters standby mode immediately after the command is latched. Set the DCDC\_EN bit in the DCDC\_CTRL register to 0b to disable the DC/DC converter before entering standby mode. See the *Standby Mode* section for more information. This command has no effect if the device is already in standby mode.

# 8.5.3.4 WAKEUP (0000 0000 0011 0011)

The WAKEUP command returns the device to conversion mode from standby mode. This command has no effect if the device is already in conversion mode.

Set the DCDC\_EN bit in the DCDC\_CTRL register to 1b to enable the DC/DC converter after sending the WAKEUP command.

#### 8.5.3.5 LOCK (0000 0101 0101 0101)

The LOCK command locks the interface, preventing the device from accidentally latching unwanted commands that can change the state of the device. When the interface is locked, the device only responds to the NULL, RREG, and UNLOCK commands. The device continues to output conversion data even when locked.

#### 8.5.3.6 UNLOCK (0000 0110 0101 0101)

The UNLOCK command unlocks the interface if previously locked by the LOCK command.


#### 8.5.3.7 RREG (101a aaaa annn nnnn)


The RREG command reads the device registers. The binary format of the command word is 101a aaaa annn nnnn, where a aaaa a is the binary address of the register to begin reading and nnn nnnn is the unsigned binary number of consecutive registers to read minus one. There are two cases for reading registers on the AMC131M03-Q1. When reading a single register (nnn nnnn = 000 0000b), the device outputs the register contents in the command response word of the following frame. If multiple registers are read using a single command (nnn nnnn > 000 0000b), the device outputs the requested register data sequentially in order of addresses.



#### 8.5.3.7.1 Reading a Single Register


Read a single register from the device by specifying *nnn nnnn* as zero in the RREG command word. As with all SPI commands on the AMC131M03-Q1, the response occurs on the output in the frame following the command. Instead of a unique acknowledgment word, the response word is the contents of the register whose address is specified in the command word.  $\boxtimes$  8-27 shows an example of reading a single register.





#### 8.5.3.7.2 Reading Multiple Registers

Multiple registers are read from the device when *nnn nnnn* is specified as a number greater than zero in the RREG command word. As with all SPI commands on the AMC131M03-Q1, the response occurs on the output in the frame following the command. Instead of a single acknowledgment word, the response spans multiple words to shift out all requested registers. Continue toggling SCLK to accommodate outputting the entire data stream. ADC conversion data are not output in the frame following an RREG command to read multiple registers. 🕅 8-28 shows an example of reading multiple registers.








## 8.5.3.8 WREG (011a aaaa annn nnnn)

The WREG command allows writing an arbitrary number of contiguous device registers. The binary format of the command word is 011*a* aaaa annn nnnn, where a aaaa a is the binary address of the register to begin writing and *nnn nnnn* is the unsigned binary number of consecutive registers to write minus one. Send the data to be written immediately following the command word. Write the intended contents of each register into individual words, MSB aligned.

If the input CRC is enabled, write this CRC after the register data. The registers are written to the device as they are shifted into DIN. Therefore, a CRC error does not prevent an erroneous value from being written to a register. An input CRC error during a WREG command sets the CRC\_ERR bit in the STATUS register.

The device ignores writes to read-only registers or to out-of-bounds addresses. Gaps in the register map address space are still included in the parameter *nnn nnnn*, but are not writeable so no change is made to them. The response to the WREG command that occurs in the following frame appears as 010*a aaaa ammm mmmm*, where *mmm mmmm* is the number of registers actually written minus one. This number can be checked by the host against *nnn nnnn* to make sure the expected number of registers are written.

⊠ 8-29 shows a typical WREG sequence. In this example, the number of registers to write is larger than the number of ADC channels and, therefore, the frame is extended beyond the ADC channels and output CRC word. Make sure all ADC data and output CRC are shifted out during each transaction where new data are available.



🛛 8-29. Writing Registers

# 8.5.4 ADC Output Buffer and FIFO Buffer

As shown in  $\boxtimes$  8-30, the AMC131M03-Q1 has two internal data buffers per ADC channel holding conversion data: an *ADC output buffer* and a *FIFO buffer*. Each buffer can only hold one conversion result at a time. The data output on DOUT is always from the FIFO buffer.




図 8-30. ADC Data Output Buffer Structure

Whenever an ADC channel generates new conversion data, the ADC output buffer for that channel is updated immediately with the new data. However, updating the FIFO buffer depends on the previous conversion data retrieval by the host. There are three scenarios:

• If conversion data (N) stored in the FIFO buffer has already been read by the host at the time that new conversion data (N+1) become available, then the FIFO buffer is updated with the new conversion data



(N+1). In this case, data in both the ADC output buffer and the FIFO buffer are updated at the same time (that is, both buffers now hold the same conversion data N+1).

- If conversion data (N) stored in the FIFO buffer has *not* yet been read by the host when new conversion data (N+1) become available, then the FIFO buffer is *not* updated and still holds the previous conversion data (N), while the ADC output buffer now holds the new conversion data (N+1). In this case, data content is different between the ADC output buffer (N+1) and the FIFO buffer (N). After the host reads conversion data N from the FIFO buffer, the FIFO buffer is updated with the conversion data N+1. The host can then retrieve conversion data N+1.
- A special scenario exists if conversion data (N) stored in the FIFO buffer has *not* been read by the host, but *two* new conversion data already became available in the meantime (that is, the ADC output buffer is updated with conversion data N+2). In this case, the FIFO buffer is updated with conversion result N+2 at the same time the ADC output buffer is updated with conversion result N+2 (that is, both buffers now hold the same conversion data N+2). That means, conversion data N and N+1 are lost and cannot be retrieved by the host anymore.

 $\frac{1}{8}$  8-13 summarizes the ADC output buffer and FIFO buffer operation when new conversion data (N+1) are available.

SPI HISTORY	NEW CONVERSION DATA AVAILABLE AT TIME t = t <sub>S</sub>	ADC OUTPUT BUFFER CONTENT (t < t <sub>S</sub> )	FIFO BUFFER CONTENT (t < t <sub>S</sub> )	ADC OUTPUT BUFFER CONTENT (t > t <sub>S</sub> )	FIFO BUFFER CONTENT (t > t <sub>S</sub> )
FIFO data N has been read by the host	N+1	Ν	Ν	N+1	N+1
FIFO data N has not yet been read by the host	N+1	Ν	Ν	N+1	Ν
FIFO data N has not yet been read by the host	N+2	N+1	Ν	N+2	N+2

# 表 8-13. New Conversion Data Available: Operation of the ADC Output Buffer and FIFO Buffer

The following three examples illustrate the behavior of the ADC output and FIFO buffer using a simplified notation to indicate which conversion data is stored in each buffer: [number of sample in the ADC output buffer | number of sample in the FIFO buffer].

Example 1: Host reads conversion results as soon as the results become available

- When the first conversion (result 1) completes, this result is placed both in the ADC output buffer and the FIFO buffer [1 | 1].
- If the host reads conversion result 1 immediately after the conversion completes, the content of the buffers stays at [1 | 1]. The host can read conversion result 1 from the FIFO buffer multiple times if needed before conversion result 2 completes.
- When conversion result 2 completes, the result is again placed into both the ADC output buffer and the FIFO buffer [2 | 2].
- If the host reads the result before the third conversion completes, result 2 is read out and the buffers stay at [2 | 2].

Example 2: Host misses reading one conversion result

- When the first conversion (result 1) completes, the result is placed both in the ADC output buffer and the FIFO buffer [1 | 1].
- If the host misses reading result 1 from the FIFO buffer before the second conversion completes, then the ADC output buffer holds result 2, and the FIFO buffer still holds result 1 [2 | 1].
- If the host now reads data before the third conversion completes, result 1 is read. The content of the buffers then updates to [2 | 2].
- Another conversion data read request by the host shifts out result 2 on DOUT. The buffers stay at [2 | 2].
- Now when the third conversion completes, both buffers update with result 3 [3 | 3].

Example 3: Host misses reading two consecutive conversion results



- When the first conversion (result 1) completes, the result is placed both in the ADC output buffer and the FIFO buffer [1 | 1].
- If the host misses reading result 1 from the FIFO buffer before the second conversion completes, then the ADC output buffer holds result 2, and the FIFO buffer still holds result 1 [2 | 1].
- Now if the third conversion completes and the host still did not retrieve data from the FIFO buffer, then result 3 overwrites the data in both the ADC output and FIFO buffer [3 | 3].
- In this case, both conversion result 1 and result 2 are lost and cannot be read anymore by the host.

Resulting from the internal structure of the ADC, including the ADC output buffer and the FIFO buffer, the DRDY pin behaves as described:

- If conversion data are read by the host every time new conversion data become available, then DRDY follows
  the format described in the *Data Ready* (*DRDY*) section, depending on the DRDY\_FMT bit in the MODE
  register: When the DRDY\_FMT bit is 0b, new data are indicated by DRDY changing from high to low and
  remaining low until either all conversion data are shifted out of the device, or remaining low and going high
  briefly before the next time DRDY transitions low. When the DRDY\_FMT bit is 1b, new data are indicated by
  a short negative pulse on the DRDY pin.
- If the DRDY\_FMT bit is 0b and the host does not read conversion data from the FIFO buffer before the next conversion completes, then DRDY remains low and goes high briefly before the next time DRDY transitions low (indicating a new conversion).
- If the DRDY\_FMT bit is 1b and the host does not read conversion data from the FIFO buffer before the next conversion completes, then the device skips one DRDY pulse and does not provide another DRDY pulse until the second following instance when data are ready. Therefore, if the DRDY\_FMT bit is 1b and the host does not read conversion data at all, the DRDY pin toggles at a rate which is half the conversion rate.

## 8.5.5 Collecting Data for the First Time or After a Pause in Data Collection

Take special precaution when collecting data for the first time or when beginning to collect data again after a pause. As explained in the *ADC Output Buffer and FIFO Buffer* section, the device contains a first-in-first-out (FIFO) buffer in addition to the ADC output buffer. When the host is reading each consecutive sample from the device, both buffers are updated each time new data are generated, so the DRDY flag in the STATUS register is cleared with each read. However, if data are not read for a period of time, previous samples can be lost as explained in the *ADC Output Buffer and FIFO Buffer* section. Either strobe the <u>SYNC/RESET</u> pin to resynchronize conversions and clear the buffers, or quickly read two data packets when data are read for the first time or after a gap in reading data. This process ensures predictable <u>DRDY</u> pin behavior. See the <u>Synchronization</u> section for information about the synchronization feature. These methods do not need to be employed if each channel data is read for each output data period from when the ADC is enabled.

 $\boxtimes$  8-31 shows an example of how to collect data after a period of the ADC running, but where no data are being retrieved. In this instance, the <u>SYNC/RESET</u> pin clears the internal buffers and realigns the AMC131M03-Q1 output data with the host.






图 8-31. Collecting Data After a Pause Using the SYNC/RESET Pin

Another functionally equivalent method for clearing the FIFO after a pause in collecting data is to begin by reading two samples in quick succession.  $\boxtimes$  8-32 shows this method. This example shows that when the DRDY\_FMT bit in the MODE register is set to 0b, DRDY is a level output. There is a very narrow pulse on DRDY immediately after the first set of data are shifted out of the device. This pulse can be too narrow for some microcontrollers to detect. Therefore, do not rely upon this pulse but instead immediately read out the second data set after the first data set. The host operates synchronous to the device after the second word is read from the device.




図 8-32. Collecting Data After a Pause by Reading Data Twice



# 8.6 AMC131M03-Q1 Registers

 $\pm$  8-14 lists the memory-mapped registers for the AMC131M03-Q1 registers. All register offset addresses not listed in  $\pm$  8-14 should be considered as reserved locations and the register contents should not be modified.

Address	Acronum	Posst	Bit 45		8-14. Regis	-	Bit 44	Rit 10	Rit O	D:+ 0
Address	Acronym	Reset	Bit 15	Bit 14		Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
0.01-		Nh	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00h	ID	Xb		RESI	ERVED	DESE	RVED	CHAN	CNT[3:0]	
01h	STATUS	0540h	LOCK	F_RESYNC	REG MAP	CRC_ERR	CRC_TYPE	RESET	WLENG	
UIII	31A103	034011	FUSE FAIL	SEC_FAIL	REG_MAP	RESERVED	CRC_TIFE	DRDY2	DRDY1	DRDY0
02h	MODE	0510h	_	RVED	REG_CRC_EN	RX_CRC_EN	CRC_TYPE	RESET	WLENG	
0211	MODE	001011		RESERVED		TIMEOUT	DRDY_		DRDY_HiZ	DRDY_FM
03h	CLOCK	070Eh			RESERVED			CH2_EN	CH1_EN	CH0_EN
			CLK E	0IV[1:0]	TURBO		OSR[2:0]	_	PWR	_
04h	GAIN	0000h			RESERVED				PGAGAIN2[2:0]	
			RESERVED		PGAGAIN1[2:0]		RESERVED		PGAGAIN0[2:0]	
06h	CFG	0600h	RESERVED	GPO_EN	GPO_DAT		GC_D	Y[3:0]		GC_EN
					_	RESE	RVED			
09h	CH0_CFG	0000h				PHAS	E0[9:0]			
			PHAS	E0[9:0]		RESE	RVED		MUX	0[1:0]
0Ah	CH0_OCAL_MSB	0000h			1	OCAL0_I	MSB[15:0]			
						OCAL0_I	MSB[15:0]			
0Bh	CH0_OCAL_LSB	0000h				OCAL0_	OCAL0_LSB[7:0]			
						RESE	RVED			
0Ch	CH0_GCAL_MSB	8000h				GCAL0_I	MSB[15:0]			
						GCAL0_I	MSB[15:0]			
0Dh	CH0_GCAL_LSB	0000h				GCAL0_	LSB[7:0]			
						RESE	RVED			
0Eh	CH1_CFG	0000h	00h PHASE1[9:0]						_	
			PHASE1[9:0] RESERVED					MUX	1[1:0]	
0Fh	CH1_OCAL_MSB	0000h	OCAL1_MSB[15:0]							
							MSB[15:0]			
10h	CH1_OCAL_LSB	0000h					LSB[7:0]			
							RVED			
11h	CH1_GCAL_MSB	8000h					MSB[15:0]			
10							MSB[15:0]			
12h	CH1_GCAL_LSB	0000h					LSB[7:0]			
13h	CH2_CFG	0000h					RVED			
1311	CH2_CFG	000011	DUAS	E2[9:0]	TS_SEL	TS_EN	E2[9:0] RESERVED	TS_CHOP	MUX	2[1:0]
14h	CH2_OCAL_MSB	0000h	FIAS	L2[9.0]	13_322		MSB[15:0]	13_0110F	MOX	2[1.0]
1411	ONZ_OOAL_MOD	000011								
15h	CH2_OCAL_LSB	0000h	OCAL2_MSB[15:0]           0h         OCAL2_LSB[7:0]							
							RVED			
16h	CH2_GCAL_MSB	8000h					MSB[15:0]			
							MSB[15:0]			
17h	CH2_GCAL_LSB	0000h					LSB[7:0]			
							RVED			
31h	DCDC_CTRL	0000h		RESI	ERVED			DCDC I	FREQ[3:0]	
	-					RESERVED	1			DCDC_EN
3Eh	REGMAP_CRC	0000h					RC[15:0]			
	_						RC[15:0]			

表 8-14. Register Map



Complex bit access types are encoded to fit into small table cells.  $\pm$  8-15 shows the codes that are used for access types in this section.

Access Type	Code	Description				
Read Type						
R	R	Read				
Write Type						
W	W	Write				
Reset or Default	Value					
-n		Value after reset or the default value				

# 表 8-15. AMC131M03-Q1 Access Type Codes



# 8.6.1 ID Register (Address = 00h) [Reset = 23XXh]

Return to the Summary Table.

	図 8-33. ID Register								
15	14	13	12	11	10	9	8		
	RESE	RVED			CHANC	NT[3:0]			
	R-0	010b			R-00	011b			
7	6	5	4	3	2	1	0		
	RESERVED								
	R-X								

## 表 8-16. ID Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R	0010b	Reserved Always reads 0010b
11:8	CHANCNT[3:0]	R	0011b	Channel count Always reads 0011b
7:0	RESERVED	R	х	Reserved Values are subject to change without notice.



# 8.6.2 STATUS Register (Address = 01h) [Reset = 0540h]

Return to the Summary Table.

図 8-34. STATUS Register									
15	14	13	12	11	10	9	8		
LOCK	F_RESYNC	NC REG_MAP CRC_ERR CRC_TYPE RESET WLENGTH[1:0]							
R-0b	R-0b	R-0b R-0b R-0b R-1b R-01b					01b		
7	6	5	4	3	2	1	0		
FUSE_FAIL	SEC_FAIL		RESERVED		DRDY2	DRDY1	DRDY0		
R-0b	R-1b		R-000b		R-0b	R-0b	R-0b		

	表 8-17. STATUS Register Field Descriptions										
Bit	Field	Туре	Reset	Description							
15	LOCK	R	Ob	SPI interface lock indicator Indicates the SPI interface is locked by the lock command. The bit is reset to 0b by the unlock command. 0b = Unlocked 1b = Locked							
14	F_RESYNC	R	Ob	ADC resynchronization indicator This bit is set each time the ADC resynchronizes. This bit is cleared by reading the STATUS register, either by executing the NULL command or a RREG command accessing the STATUS register. 0b = No resynchronization occurred 1b = Resynchronization occurred							
13	REG_MAP	R	Ob	Register map CRC fault indicator Indicates a register map CRC fault occurred. This bit is cleared by reading the STATUS register, either by executing the NULL command or a RREG command accessing the STATUS register. 0b = No register map CRC fault occurred 1b = Register map CRC fault occurred							
12	CRC_ERR	R	0b	SPI input CRC error indicator Indicates a SPI input CRC fault occurred. This bit is cleared by reading the STATUS register, either by executing the NULL command or a RREG command accessing the STATUS register. 0b = No CRC error 1b = Input CRC error occurred							
11	CRC_TYPE	R	0b	CRC type indicator Indicates the CRC type. This bit is cleared by a device reset. 0b = 16-bit CCITT 1b = 16-bit ANSI							
10	RESET	R	1b	Reset status indicator The device reset indicator is triggered by the RESET pin, power-on-reset or the RESET command. This bit is cleared by writing 0b to the RESET bit in the MODE register. 0b = Not reset 1b = Reset occurred							
9:8	WLENGTH[1:0]	R	01b	Data word length indicator Indicates the data word frame length. This bit is cleared by a device reset. 00b = 16 bit 01b = 24 bits 10b = 32 bits; zero padding 11b = 32 bits; MSB sign extension							
7	FUSE_FAIL	R	Ob	Fuse parity fault indicator Indicates a fault of the internal memory. This bit is cleared by reading the STATUS register, either by executing the NULL command or a RREG command accessing the STATUS register. If the physical fault persists, the indicator is set again automatically. 0b = Fuse parity OK 1b = Fuse parity not OK							
6	SEC_FAIL	R	1b	High-side supply fault indicator Indicates a fault of the high-side output of the DC/DC converter, or a communication error during the data transmission across the isolation barrier. This bit is cleared by reading the STATUS register, either by executing the NULL command or a RREG command accessing the STATUS register. Ob = High-side supply OK 1b = High-side supply not OK							
5:3	RESERVED	R	000b	Reserved Always reads 000b							
2	DRDY2	R	Ob	Channel 2 ADC data available indicator Ob = No new data available 1b = New data are available							
1	DRDY1	R	Ob	Channel 1 ADC data available indicator 0b = No new data available 1b = New data are available							

#### aiotor ...... A 47 ATATUA D



# 表 8-17. STATUS Register Field Descriptions (続き)

Bit	Field	Туре	Reset	Description
0	DRDY0	R	0b	Channel 0 ADC data available indicator 0b = No new data available 1b = New data are available



# 8.6.3 MODE Register (Address = 02h) [Reset = 0510h]

Return to the Summary Table.

	図 8-35. MODE Register									
15	14	13	12	11	10	9	8			
RESE	RESERVED         REG_CRC_EN         RX_CRC_EN         CRC_TYPE         RESET         WLENGTH[1:0]									
R/W	R/W-00b R/W-0b			R/W-0b	R/W-1b	R/W	-01b			
7	6	5	4	3	2	1	0			
	RESERVED			DRDY_SEL[1:0]		DRDY_HiZ	DRDY_FMT			
	R/W-000b		R/W-1b	R/W-	-00b	R/W-0b	R/W-0b			

# 表 8-18. MODE Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:14	RESERVED	R/W	00b	Reserved Always write 00b
13	REG_CRC_EN	R/W	Ob	Register map CRC enable 0b = Disabled 1b = Enabled
12	RX_CRC_EN	R/W	Ob	SPI input CRC enable 0b = Disabled 1b = Enabled
11	CRC_TYPE	R/W	Ob	SPI input and output, register map CRC type 0b = 16-bit CCITT 1b = 16-bit ANSI
10	RESET	R/W	1b	Reset Write 0b to clear the RESET bit in the STATUS register 0b = No reset 1b = Reset occurred
9:8	WLENGTH[1:0]	R/W	01b	Data word length selection 00b = 16 bits 01b = 24 bits 10b = 32 bits; LSB zero padding 11b = 32 bits; MSB sign extension
7:5	RESERVED	R/W	000b	Reserved Always write 000b
4	TIMEOUT	R/W	1b	SPI timeout enable 0b = Disabled 1b = Enabled
3:2	DRDY_SEL[1:0]	R/W	00ь	DRDY pin signal source selection 00b = Most lagging enabled channel 01b = Logic OR of all the enabled channels 10b = Most leading enabled channel 11b = Most leading enabled channel
1	DRDY_HiZ	R/W	Ob	DRDY pin state when conversion data are not available 0b = Logic high 1b = High impedance
0	DRDY_FMT	R/W	Ob	DRDY signal format when conversion data are available 0b = Logic low 1b = Low pulse with a fixed duration



# 8.6.4 CLOCK Register (Address = 03h) [Reset = 070Eh]

Return to the Summary Table.

	図 8-36. CLOCK Register									
15	14	13	12	11	10	9	8			
	RESERVED CH2_EN CH1_EN CH0_EN									
	R/W-00000b R/W-1b R/W-1b R/W-1b									
7	6	5	4	3	2	1	0			
CLK_	CLK_DIV[1:0] TURBO		OSR[2:0]			PWR[1:0]				
R/W-00b R/W-0b R/W-011b R/W-10b						-10b				

## 表 8-19. CLOCK Register Field Descriptions

Bit	Field	Туре	Reset	Description		
15:11	RESERVED	R/W	00000ь	Reserved Always write 00000b		
10	CH2_EN	R/W	1b	Channel 2 ADC enable 0b = Disabled 1b = Enabled		
9	CH1_EN	R/W	1b	Channel 1 ADC enable 0b = Disabled 1b = Enabled		
8	CH0_EN	R/W	1b	Channel 0 ADC enable 0b = Disabled 1b = Enabled		
7:6	CLK_DIV[1:0]	R/W	00Ь	Clock divider ratio selection 00b = Divide by 2 10b = Divide by 4 10b = Divide by 8 11b = Divide by 12		
5	TURBO	R/W	0ь	Turbo mode (OSR = 64) Selects oversampling ratio 64 by setting this bit to 1b. The OSR[2:0] bits are ignored if this bit is set to 1b. Ob = Disabled 1b = Enabled		
4:2	OSR[2:0]	R/W	011Ь	Modulator oversampling ratio selection 000b = 128 001b = 256 010b = 512 011b = 1024 100b = 2048 101b = 4096 110b = 8192 111b = 16384		
1:0	PWR[1:0]	R/W	10b	Power mode selection 00b = Reserved. Do not use. 01b = Low power 10b = High resolution 11b = Reserved. Do not use.		



# 8.6.5 GAIN Register (Address = 04h) [Reset = 0000h]

Return to the Summary Table.

図 8-37. GAIN Register										
15	14	13	12	11	10	9	8			
RESERVED PGAGAIN2[2:0]										
	R/W-0000b R/W-000b									
7	6	5	4	3	2	1	0			
RESERVED		PGAGAIN1[2:0]		RESERVED	PGAGAIN0[2:0]					
R/W-0b		R/W-000b		R/W-0b	R/W-000b					

# 表 8-20. GAIN Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:11	RESERVED	R/W	00000b	Reserved Always write 00000b
10:8	PGAGAIN2[2:0]	R/W	000b	PGA gain selection for channel 2 000b = 1 001b = 2 010b = 4 011b = 8 100b = 16 101b = 32 110b = 64 111b = 128
7	RESERVED	R/W	Ob	Reserved Always write 0b
6:4	PGAGAIN1[2:0]	R/W	000Ь	PGA gain selection for channel 1 000b = 1 001b = 2 010b = 4 011b = 8 100b = 16 101b = 32 110b = 64 111b = 128
3	RESERVED	R/W	Ob	Reserved Always write 0b
2:0	PGAGAIN0[2:0]	R/W	000Ь	PGA gain selection for channel 0 000b = 1 001b = 2 010b = 4 011b = 8 100b = 16 101b = 32 110b = 64 111b = 128



# 8.6.6 CFG Register (Address = 06h) [Reset = 0600h]

Return to the Summary Table.

図 8-38. CFG Register									
15	14	13	12	11	10	9	8		
RESERVED	GPO_EN	GPO_DAT		GC_DI	_Y[3:0]		GC_EN		
R/W-0b	R/W-0b	R/W-0b	•	R/W-0011b R/					
7	6	5	4	3	2	1	0		
RESERVED									
			R/W-000	00000b					

## 表 8-21. CFG Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	RESERVED	R/W	0b	Reserved Always write 0b
14	GPO_EN	R/W	0Ь	Digital output enable Enables digital output (GPO) functionality at AIN2P pin. 0b = Digital output disabled 1b = Digital output enabled
13	GPO_DAT	R/W	0ь	Digital output data Digital output (GPO) data if GPO_EN = 1b. 0b = Zero output 1b = One output
12:9	GC_DLY[3:0]	R/W	0011b	Global-chop delay selection Delay in modulator clock periods before measurement begins. 0000b = 2 0001b = 4 0010b = 8 0011b = 16 0110b = 32 0101b = 64 0110b = 128 0111b = 128 0111b = 256 1000b = 512 1001b = 1024 1010b = 2048 1011b = 4096 1100b = 8192 1101b = 16384 1110b = 32768 1111b = 65536
8	GC_EN	R/W	Ob	Global-chop enable 0b = Disabled 1b = Enabled
7:0	RESERVED	R/W	0000000ь	Reserved Always write 0000000b



# 8.6.7 CH0\_CFG Register (Address = 09h) [Reset = 0000h]

Return to the Summary Table.

図 8-39. CH0_CFG Register									
15	14	13	12	11	10	9	8		
	PHASE0[9:0]								
	R/W-00000000b								
7	6	5	4	3	2	1	0		
PHA	PHASE0[9:0] RESERVED MUX0[1:0]						0[1:0]		
R/W-00	R/W-00000000b R/W-00b R/W-00b								

## 表 8-22. CH0\_CFG Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:6	PHASE0[9:0]	R/W	000000000b	Channel 0 phase delay selection Phase delay in modulator clock cycles provided in twos complement format.
5:2	RESERVED	R	0000b	Reserved Always reads 0000b
1:0	MUX0[1:0]	R/W		Channel 0 input selection Input multiplexer for channel 0 00b = AINOP and AINON 01b = AINO disconnected (ADC inputs shorted) 10b = DC diagnostic signal 11b = AC diagnostic signal



# 8.6.8 CH0\_OCAL\_MSB Register (Address = 0Ah) [Reset = 0000h]

Return to the Summary Table.

#### 図 8-40. CH0\_OCAL\_MSB Register

15	14	13	12	11	10	9	8			
OCAL0_MSB[15:0]										
R/W-00000000000000										
7	6	5	4	3	2	1	0			
OCAL0_MSB[15:0]										
		R/W-000000000000b								

## 表 8-23. CH0\_OCAL\_MSB Register Field Descriptions

Bit	Field	Туре	Reset Description	
15:0	OCAL0_MSB[15:0]	R/W	000000000000 000b	Channel 0 offset calibration register bits [23:8] Value provided in twos complement format.



# 8.6.9 CH0\_OCAL\_LSB Register (Address = 0Bh) [Reset = 0000h]

Return to the Summary Table.

# 図 8-41. CH0\_OCAL\_LSB Register

15	14	13	12	11	10	9	8		
	OCAL0_LSB[7:0]								
R/W-0000000b									
7	6	5	4	3	2	1	0		
RESERVED									
	R-0000000b								

## 表 8-24. CH0\_OCAL\_LSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:8	OCAL0_LSB[7:0]	R/W	0000000b	Channel 0 offset calibration register bits [7:0] Value provided in twos complement format.
7:0	RESERVED	R	0000000b	Reserved Always reads 0000000b



# 8.6.10 CH0\_GCAL\_MSB Register (Address = 0Ch) [Reset = 8000h]

Return to the Summary Table.

#### 図 8-42. CH0\_GCAL\_MSB Register

15	14	13	12	11	10	9	8				
GCAL0_MSB[15:0]											
R/W-1000000000000b											
7	6	5	4	3	2	1	0				
GCAL0_MSB[15:0]											
			R/W-10000000000b								

## 表 8-25. CH0\_GCAL\_MSB Register Field Descriptions

	Bit	Field	Туре	Reset	Description
1	15:0	GCAL0_MSB[15:0]	R/W	100000000000 000Ь	Channel 0 gain calibration register bits [23:8] Unsigned number for the gain range from 0.0 to 2.0 x ( $2^{24} - 1$ ) / $2^{24}$



# 8.6.11 CH0\_GCAL\_LSB Register (Address = 0Dh) [Reset = 0000h]

Return to the Summary Table.

# 図 8-43. CH0\_GCAL\_LSB Register

3								
R/W-0000000b								
)								
RESERVED								
R-0000000b								

## 表 8-26. CH0\_GCAL\_LSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:8	GCAL0_LSB[7:0]	R/W	0000000b	Channel 0 gain calibration register bits [7:0] Unsigned number for the gain range from 0.0 to 2.0 x ( $2^{24} - 1$ ) / $2^{24}$
7:0	RESERVED	R	0000000b	Reserved Always reads 0000000b



# 8.6.12 CH1\_CFG Register (Address = 0Eh) [Reset = 0000h]

Return to the Summary Table.

	図 8-44. CH1_CFG Register								
15	14	13	12	11	10	9	8		
	PHASE1[9:0]								
			R/W-000	000000b					
7	6	5	4	3	2	1	0		
PHA	SE1[9:0]		RESERVED				1[1:0]		
R/W-00	R/W-00000000b			R-0000b					

## 表 8-27. CH1\_CFG Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:6	PHASE1[9:0]	R/W	000000000b	Channel 1 phase delay selection Phase delay in modulator clock cycles provided in twos complement format.
5:2	RESERVED	R	0000b	Reserved Always reads 0000b
1:0	MUX1[1:0]	R/W	00Ь	Channel 1 input selection Input multiplexer for channel 1 00b = AIN1P and AIN12N 01b = AIN1 disconnected (ADC inputs shorted) 10b = DC diagnostic signal 11b = AC diagnostic signal



# 8.6.13 CH1\_OCAL\_MSB Register (Address = 0Fh) [Reset = 0000h]

Return to the Summary Table.

## 図 8-45. CH1\_OCAL\_MSB Register

## 表 8-28. CH1\_OCAL\_MSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	OCAL1_MSB[15:0]	R/W	000000000000 000b	Channel 1 offset calibration register bits [23:8] Value provided in twos complement format.



## 8.6.14 CH1\_OCAL\_LSB Register (Address = 10h) [Reset = 0000h]

Return to the Summary Table.

#### 図 8-46. CH1\_OCAL\_LSB Register

				_			
15	14	13	12	11	10	9	8
			OCAL1_L	.SB[7:0]			
	R/W-0000000b						
7	6	5	4	3	2	1	0
	RESERVED						
			R-0000	0000b			

#### 表 8-29. CH1\_OCAL\_LSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:8	OCAL1_LSB[7:0]	R/W	0000000b	Channel 1 offset calibration register bits [7:0] Value provided in twos complement format.
7:0	RESERVED	R	0000000b	Reserved Always reads 0000000b



## 8.6.15 CH1\_GCAL\_MSB Register (Address = 11h) [Reset = 8000h]

Return to the Summary Table.

#### 図 8-47. CH1\_GCAL\_MSB Register

							1		
15	14	13	12	11	10	9	8		
			GCAL1_	MSB[15:0]					
	R/W-1000000000000b								
7	6	5	4	3	2	1	0		
	GCAL1_MSB[15:0]								
	R/W-100000000000b								

#### 表 8-30. CH1\_GCAL\_MSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	GCAL1_MSB[15:0]	R/W	100000000000 000b	Channel 1 gain calibration register bits [23:8] Unsigned number for the gain range from 0.0 to 2.0 x ( $2^{24} - 1$ ) / $2^{24}$



## 8.6.16 CH1\_GCAL\_LSB Register (Address = 12h) [Reset = 0000h]

Return to the Summary Table.

#### 図 8-48. CH1\_GCAL\_LSB Register

15	14	13	12	11	10	9	8
			GCAL1_L	.SB[7:0]			
	R/W-0000000b						
7	6	5	4	3	2	1	0
	RESERVED						
			R-0000	0000b			
			R-0000	0000			

#### 表 8-31. CH1\_GCAL\_LSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:8	GCAL1_LSB[7:0]	R/W	0000000b	Channel 1 gain calibration register bits [7:0] Unsigned number for the gain range from 0.0 to 2.0 x ( $2^{24} - 1$ ) / $2^{24}$
7:0	RESERVED	R	0000000b	Reserved Always reads 0000000b



## 8.6.17 CH2\_CFG Register (Address = 13h) [Reset = 0000h]

Return to the Summary Table.

	図 8-49. CH2_CFG Register											
15	14	13	12	11	10	9	8					
	PHASE2[9:0]											
	R/W-00000000b											
7	6	5	4	3	2	1	0					
PHA	PHASE2[9:0] TS_SEL TS_EN RESERVED TS_CHOP MUX2[1:0]											
R/W-00	0000000b	R/W-0b	R/W-0b	R-0b	R/W-0b	R/W-	00b					

#### 表 8-32. CH2\_CFG Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:6	PHASE2[9:0]	R/W	000000000b	Channel 2 phase delay selection Phase delay in modulator clock cycles provided in twos complement format.
5	TS_SEL			Temperature sensor input selection Selects between internal and external temperature sensor. 0b = Internal sensor 1b = External sensor
4	TS_EN	R/W	Ob	Temperature sensor measurement mode enable 0b = Temperature sensor disabled 1b = Temperature sensor enabled
3	RESERVED	R	0b	Reserved Always reads 0000b
2	TS_CHOP	R/W	0b	Temperature sensor input polarity selection Inverts the temperature sensor inputs. 0b = Temperature sensor inputs are not inverted 1b = Temperature sensor inputs are inverted
1:0	MUX2[1:0]	R/W	00Ь	Channel 2 input selection Input multiplexer for channel 2 00b = AIN2P and AIN12N 01b = AIN2 disconnected (ADC inputs shorted) 10b = DC diagnostic signal 11b = AC diagnostic signal



## 8.6.18 CH2\_OCAL\_MSB Register (Address = 14h) [Reset = 0000h]

Return to the Summary Table.

#### 図 8-50. CH2\_OCAL\_MSB Register

15	14	13	12	11	10	9	8	
			OCAL2_MSB[15:0	]				
R/W-0000000000000b								
7	6	5	4	3	2	1	0	
	OCAL2_MSB[15:0]							
	R/W-0000000000000b							

#### 表 8-33. CH2\_OCAL\_MSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	OCAL2_MSB[15:0]	R/W	000000000000 000b	Channel 2 offset calibration register bits [23:8] Value provided in twos complement format.



## 8.6.19 CH2\_OCAL\_LSB Register (Address = 15h) [Reset = 0000h]

Return to the Summary Table.

#### 図 8-51. CH2\_OCAL\_LSB Register

#### 表 8-34. CH2\_OCAL\_LSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:8	OCAL2_LSB[7:0]	R/W	0000000b	Channel 2 offset calibration register bits [7:0] Value provided in twos complement format.
7:0	RESERVED	R	0000000b	Reserved Always reads 0000000b



### 8.6.20 CH2\_GCAL\_MSB Register (Address = 16h) [Reset = 8000h]

Return to the Summary Table.

#### 図 8-52. CH2\_GCAL\_MSB Register

15	14	13	12	11	10	9	8			
GCAL2_MSB[15:0]										
R/W-100000000000b										
7	7 6 5 4 3 2 1 0									
	GCAL2_MSB[15:0]									
			R/W-100000	000000000b						

#### 表 8-35. CH2\_GCAL\_MSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	GCAL2_MSB[15:0]	R/W	100000000000 000b	Channel 2 gain calibration register bits [23:8] Unsigned number for the gain range from 0.0 to 2.0 x ( $2^{24} - 1$ ) / $2^{24}$



## 8.6.21 CH2\_GCAL\_LSB Register (Address = 17h) [Reset = 0000h]

Return to the Summary Table.

#### 図 8-53. CH2\_GCAL\_LSB Register

15	14	13	12	11	10	9	8				
	GCAL2_LSB[7:0]										
	R/W-0000000b										
7	7 6 5 4 3 2 1 0										
	RESERVED										
			R-00000	0000b							

#### 表 8-36. CH2\_GCAL\_LSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:8	GCAL2_LSB[7:0]	R/W	0000000b	Channel 2 gain calibration register bits [7:0] Unsigned number for the gain range from 0.0 to 2.0 x ( $2^{24} - 1$ ) / $2^{24}$
7:0	RESERVED	R	0000000b	Reserved Always reads 0000000b



## 8.6.22 DCDC\_CTRL Register (Address = 31h) [Reset = 0000h]

Return to the Summary Table.

	図 8-54. DCDC_CTRL Register										
15 14 13 12 11 10 9 8											
RESERVED DCDC_FREQ[3:0]											
	R/W-0000b R/W-0000b										
7	6	5	4	3	2	1	0				
	RESERVED										
			R/W-0000000b				R/W-0b				

#### 表 8-37. DCDC\_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0000b	Reserved Always write 0000b
11:8	DCDC_FREQ[3:0]	R/W	0000b	DC/DC frequency range selection Selects the range of the modulator clock frequency, based on the frequency at the CLKIN pin and clock divider ratio. 0000b = 3.76 MHz to 4.10 MHz 0010b = 3.52 MHz to 3.84 MHz 0010b = 3.30 MHz to 3.59 MHz 0010b = 2.89 MHz to 3.36 MHz 0100b = 2.89 MHz to 3.15 MHz 0101b = 2.71 MHz to 2.95 MHz 0110b = 2.53 MHz to 2.76 MHz 0111b = 2.37 MHz to 2.59 MHz 1000b = 2.22 MHz to 2.42 MHz 1001b = 2.08 MHz to 2.71 MHz 1010b = 1.95 MHz to 2.12 MHz 1011b = 1.82 MHz to 1.99 MHz 1100b = 1.71 MHz to 1.86 MHz 1110b = 1.50 MHz to 1.63 MHz 1111b = 1.40 MHz to 1.53 MHz
7:1	RESERVED	R/W	000000b	Reserved Always write 000000b
0	DCDC_EN	R/W	ОЬ	DC/DC enable Enables the integrated DC/DC converter. 0b = Disabled 1b = Enabled



## 8.6.23 REGMAP\_CRC Register (Address = 3Eh) [Reset = 0000h]

Return to the Summary Table.

#### ☑ 8-55. REGMAP\_CRC Register

15	14	13	12	11	10	9	8				
REG_CRC[15:0]											
R-0000000000000b											
7	7 6 5 4 3 2 1 0										
	REG_CRC[15:0]										
			R-0000000	00000000b							
1											

#### 表 8-38. REGMAP\_CRC Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	REG_CRC[15:0]	R	000000000000 000b	Register map CRC value



## 9 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 9.1 Application Information

#### 9.1.1 Unused Inputs and Outputs


Leave any unused analog inputs floating or connected to HGND.

Do not float unused digital inputs because excessive power-supply leakage current can result. Tie all unused digital inputs to the appropriate levels, DVDD or DGND. Leave the DRDY pin unconnected if unused.

#### 9.1.2 Antialiasing

An analog low-pass filter is required in front of each of the channel inputs to prevent out-of-band noise and interference from coupling into the band of interest. Because the AMC131M03-Q1 is a delta-sigma ADC, the integrated digital filter provides substantial attenuation for frequencies outside of the band of interest up to the frequencies adjacent to  $f_{MOD}$ . Therefore, a single-order RC filter provides sufficient antialiasing protection in the vast majority of applications.

Choosing the values of the resistor and capacitor depends on the desired cutoff frequency, limiting source impedance for the ADC inputs, and providing enough instantaneous charge to the ADC input sampling circuit through the filter capacitor.  $\boxtimes$  9-1 shows the recommended filter component values.



**図** 9-1. Recommended Antialiasing Circuitry


#### 9.1.3 Minimum Interface Connections

⊠ 9-2 illustrates how the AMC131M03-Q1 can be configured for the minimum number of interface pins. This configuration is useful when using data isolation to minimize the number of isolation channels required or when the microcontroller (MCU) pins are limited.

The CLKIN pin requires an LVCMOS clock that can be either generated by the MCU or created using a local LVCMOS output device. Tie the SYNC/RESET pin to DVDD in hardware if unused. The DRDY pin can be left floating if unused. Connect either SYNC/RESET or DRDY to the MCU to make sure the MCU stays synchronized to ADC conversions. If the MCU provides CLKIN, the CLKIN periods can be counted to determine the sample period rather than forcing synchronization using the SYNC/RESET pin or monitoring the DRDY pin. Synchronization cannot be regained if a bit error occurs on the clock and samples can be missed if the SYNC/RESET or DRDY pins are not used. CS can be tied low in hardware if the AMC131M03-Q1 is the only device on the SPI bus. Make sure the data input and output CRC are enabled and are used to guard against faulty register reads and writes if CS is tied low permanently.

During a read operation, if  $\overline{CS}$  is tied low permanently, all data words must be extracted from the device, no SPI word can be skipped.








#### 9.1.4 Multiple Device Configuration

Multiple AMC131M03-Q1 devices can be arranged to scale the number of channels for simultaneous data acquisition. The same clock must be provided to all devices and the <u>SYNC/RESET</u> pins must be strobed simultaneously at least one time to align the sample periods internally between devices. The phase settings of each device can be changed uniquely, but the host must take care to record which channel in the group of devices represents the *zero* phase.

The devices can also share the SPI bus where only the  $\overline{CS}$  pins for each device are unique. Each device can be addressed sequentially by asserting  $\overline{CS}$  for the device that the host wishes to communicate with. The DOUT pin remains high impedance when the  $\overline{CS}$  pin is high, allowing the DOUT lines to be shared between devices as long as no two devices sharing the bus simultaneously have the  $\overline{CS}$  pins low.  $\boxtimes$  9-3 depicts multiple devices configured for simultaneous data acquisition while sharing the SPI bus.





**図** 9-3. Multiple Device Configuration

#### 9.1.5 Calibration

Certain signal chain errors can be corrected through a single room-temperature calibration. The AMC131M03-Q1 can store calibration values and uses the values to correct the results in real time. Among the errors that can be corrected in real time with the AMC131M03-Q1 are offset error, gain error, and phase error.

Offset calibration is performed by determining the measured output of the signal chain when the input is zero voltage for a voltage channel or zero current for a current channel. The ADC conversion result for zero input can be measured and recorded in external nonvolatile memory for each channel. When the system is deployed, these values can be provided to the CHn\_OCAL\_MSB and CHn\_OCAL\_LSB registers for the corresponding channels. The AMC131M03-Q1 then subtracts these values from the conversion results prior to providing them to the host.

Similar to offset error correction, system gain error can be determined prior to deployment and can be used to correct the gain error on each channel in real time. Gain error is defined as the percentage difference in the ADC transfer function from the PGA gain corrected ideal value of 1. This error can be determined by measuring the results from both a maximum and minimum input signal, finding the difference between these results, and dividing by the difference between the ideal difference.  $\neq$  16 describes how to calculate gain error.

$$Gain \; Error = 1 - \frac{V, I_{Max,Measured} - V, I_{Min,Measured}}{V, I_{Max} - V, I_{Min}}$$

(16)



To correct for gain error, divide each offset-corrected conversion result by the measured gain. The AMC131M03-Q1 multiplies each conversion result by the gain calibration factor stored in the CHn\_GCAL\_MSB and CHn\_GCAL\_LSB registers according to the method described in the *Calibration Registers* section. The host can program the measured inverted gain values for each channel into these registers to have them automatically corrected for each sample.

The AMC131M03-Q1 can also correct for system phase error introduced by sensors. For this design, PCB routing from the shunt to the ADC input (and from the voltage measurement resistive divider) can introduce some phase error into the system. Some designs use a software method for phase correction, but the AMC131M03-Q1 can perform this function in real time. The system must first measure the phase relationships between the various channels. Then the AMC131M03-Q1 defines one channel as *phase 0*. Subsequently, the PHASEn bits in the CHn\_CFG registers corresponding to the various other channels can be edited to correct the phase relationship relative to the phase 0 channels.

#### 9.1.6 Troubleshooting

 $\frac{1}{8}$  9-1 lists common issues faced when designing with the AMC131M03-Q1 and the corresponding solutions. This list is not comprehensive.

ISSUE	POSSIBLE ROOT CAUSE	POSSIBLE SOLUTION
The DRDY pin is toggling at half the expected frequency.	The DRDY_FMT bit is set to 1b and ADC conversion data are not being read. The updates of the conversion data in the FIFO buffer drive the DRDY pin. If the host does not read the conversion data, the data in the FIFO buffer are updated every other conversion. This update causes the DRDY pin to toggle at half the output data rate. See the ADC Output Buffer and FIFO Buffer section for a detailed explanation.	Read data after each DRDY falling edge following the recommendations given in the <i>Collecting Data for the First Time or After a</i> <i>Pause in Data Collection</i> section.
The F_RESYNC bit is set in the STATUS word even though this bit was already cleared.	The SYNC/RESET pin is being toggled asynchronously to CLKIN.	The SYNC/RESET pin functions as a constant synchronization check, rather than a <i>convert start</i> pin. See the <i>Synchronization</i> section for more details on the intended usage of the SYNC/RESET pin.
The same ADC conversion data are output multiple times before changing.	The ADC does not recognize the data as being read because not all ADC channel data are read by the host.	Read all data words in the output data frame, including those for channels that are disabled.
The SEC_FAIL bit in the STATUS register is set, even if the power on the secondary side appears to be stable, for example after an SPI write operation.	Writing data to any of the ADC configuration registers on the high side also sets the SEC_FAIL bit until the transmission over the isolation barrier is complete.	Read the SEC_FAIL bit in the STATUS register repeatedly until the bit is cleared to 0b, before reading ADC conversion data.

#### 表 9-1. Troubleshooting Common Issues Using the AMC131M03-Q1





## 9.2 Typical Application

This section describes the use of the AMC131M03-Q1 in a typical battery management system (BMS). The device serves as a voltage monitor for various subsystems that are connected to the battery pack using contactors. As illustrated in  $\boxtimes$  9-4, the battery pack is typically supervised by a battery pack monitor, which measures battery current using a low-side current shunt sensor, battery-pack voltage using a high-voltage resistor divider, and shunt temperature using a linear negative temperature coefficient (NTC) thermistor. The battery pack terminals (PACK+ and PACK– in  $\boxtimes$  9-4) are connected to the high voltage load (for example, the traction inverter), that is the LINK+ and LINK– nodes, through contactors S1 (A and B) and S2. These contactors are critical to disconnect the battery from the load in case a system failure is detected. In  $\boxtimes$  9-4, the AMC131M03-Q1 supervises the CHARGE+ and CHARGE– voltages of the DC fast charger, which is connected to the LINK+ and LINK– nodes through contactors S3 and S4.

Monitoring the CHARGE+ and CHARGE- voltages with the AMC131M03-Q1 serves several objectives:

- Verify the battery and subsystem are at the same voltage before closing the contactors to prevent arcing
- Detect potential ground shifts between the PACK+, PACK– and CHARGE+, and CHARGE– voltage domains resulting from drift over time while the subsystems are disconnected
- · Monitor if the DC fast charger is actually connected
- Monitor performance degradation of the contactors by measuring the voltage drop across each contactor

An isolated measurement is required to protect the digital control circuitry in the low voltage domain from the high voltage levels at the CHARGE+ and CHARGE– nodes.

Other subsystems, such as a heater, that are also connected to the LINK+ and LINK– nodes can be monitored with additional AMC131M03-Q1 devices similar to  $\boxtimes$  9-4.




図 9-4. AMC131M03-Q1 in a Typical Battery Management System Application



#### 9.2.1 Design Requirements

 $\pm$  9-2 lists the design requirements for a battery management system (BMS) application.

#### 表 9-2. Key System Specifications

FEATURES	DESCRIPTION						
Voltage measurement range	±900 V						
Operating temperature range	-40°C to +125°C						
Voltage sensor	Resistor divider						
Maximum-rated isolation working voltage	> 1000 V <sub>RMS</sub>						

#### 9.2.2 Detailed Design Procedure

The 800-V system voltage with additional design headroom (for example, a total of 900 V) is divided down to the voltage range of the AMC131M03-Q1 using a high-voltage resistor divider ( $R_H$  and  $R_L$ ). Gain = 1 is used in this case to allow differential voltage measurements of  $V_{IN} = V_{AINP} - V_{AINN} = \pm 1.2$  V

The CHARGE+ voltage measurement is a bipolar, single-ended measurement referred to PACK-, which is connected to the HGND pin. The voltage range from -1.2 V to 1.2 V of the AMC131M03-Q1 is used.  $\neq 17$  calculates the resistor divider ratio for a specific example of a 900-V input range (in an actual application, this value can vary based on other system requirements).

$$V_{IN} / V_{CHARGE+_MAX} = 1.2 V / 900 V = R_L / (R_L + R_H)$$
(17)

A high value is typically chosen for the total resistance ( $R_L + R_H$ ) to limit the current from CHARGE+ to CHARGE– and to avoid triggering the isolation detection circuit.

Similarly, the CHARGE– voltage measurement is a bipolar, single-ended measurement referred to PACK–, using the input voltage range from -1.2 V to 1.2 V of the AMC131M03-Q1.

The maximum resistance of a single resistor that can be used in an automotive circuit design is often limited to a certain value. Also, the maximum voltage a single resistor can withstand is limited. These reasons are why the high-side resistor of the divider is split into multiple resistors (not shown in detail in  $\boxtimes$  9-4). Another reason is that if a single resistor has a short-circuit fault, the remaining resistors still limit the current into the AMC131M03-Q1 analog input pins to safe levels.

The finite input impedance of each ADC channel results in a gain error and offset error from the non-ideal voltage division by  $R_L$ . The introduction of a resistor in series with the inverting input of the ADC can reduce the offset and gain errors, as explained in the *Isolated Voltage-Measurement Circuit With* ±250-mV *Input and Differential Output* application note. The value of the additional series resistor is recommended to be in the order of  $R_L$ , and the design steps are documented in the *Isolated Voltage-Measurement Circuit With* ±250-mV *Input and Differential Output* application note.

Switches S5 and S6 in 🛛 9-4 are opened when no measurement is taken to avoid unnecessarily draining the battery.

#### 9.2.3 Application Curves

Electromagnetic interference (EMI) testing is common in many applications using the AMC131M03-Q1 to verify the system does not produce radiated emissions that exceed the defined levels that can possibly negatively impact other components or circuits in the system. See the *Understanding electromagnetic compliance tests in digital isolators* white paper for a more in-depth description of EMI. The magnitude of acceptable radiation and testing procedure for radiated emissions is put in place by the Comité International Spécial des Perturbations Radio, also known as CISPR. Industrial applications measure according to the CISPR 11 standard, and automotive applications measure to the CISPR 25 standard. For more information on the CISPR standards and the respective magnitudes over frequency, see the *An overview of radiated EMI specifications for power supplies* white paper.



☑ 9-5 shows the radiated emissions measurement for the AMC131M03-Q1 using the evaluation module available at AMC131M03EVM. Because the evaluation module is designed for ease of use and evaluating ADC performance, there is room for improvement in terms of radiated emissions. The evaluation module includes both a clocking and a flip-flop circuit for choosing which clock frequency to not include in a realistic design. Also, the board has two layers. However, in an EMI optimized design, a four-layer design with GND layers on the top and bottom for the primary (low-side) portion of the PCB and digital signals on the internal layers improves results.

The measurements were done following CISPR 25 requirements, in a in a semi-anechoic chamber using linearly polarized electric field antennas configured for horizontal and vertical polarizations with a 1-meter distance. The ADC is receiving a continuous clock at the CLKIN pin, and is generating conversion results, however there is no SPI communication while the emission profile is characterized.

A vertically mounted active monopole rod antenna with counterpoise was used for low-frequency measurements from 150 kHz to 30 MHz. A biconical antenna was used for the range of 30 MHz to 200 MHz (horizontal and vertical), and a log-periodic dipole array (LPDA) antenna was used for the frequency range of 200 MHz to 1 GHz (horizontal and vertical). A dual-ridge-horn antenna (DRHA) was used from 1 GHz to 2.5 GHz (horizontal and vertical).




図 9-5. AMC131M03-Q1 Radiated Emission CISPR25 Measurement



#### 9.3 Power Supply Recommendations

The AMC131M03-Q1 is powered from the low-side power supply (DVDD) with a nominal value of 3.3 V (or 5 V)  $\pm$  10%. Place a low-ESR decoupling capacitor of 1 nF (C15 in  $\boxtimes$  9-6) as close as possible to the DVDD pin, followed by a 1-µF capacitor (C16) to filter this power-supply path.

The low-side power supply (DVDD) is the only external supply required to operate the AMC131M03-Q1. All internal voltage supplies and secondary (high-side) supplies are generated by the integrated DC/DC converter and the high-side LDO, such as the supply voltage at the output pins, DCDC\_OUT and HLDO\_OUT.

The primary-side of the DC/DC converter is decoupled with a low-ESR, 100-nF capacitor (C17) positioned close to the device between the DCDC\_CAP and DGND pins. Use a  $1-\mu$ F capacitor (C6) to decouple the high-side in addition to a low-ESR, 1-nF capacitor (C1) placed as close as possible to the device and connected between the DCDC\_OUT and DCDC\_HGND pins.

For improved EMI performance, place a ferrite bead between the DCDC\_OUT and HLDO\_IN pins (F1) and the DCDC\_HGND and HGND pins (F2), respectively.

For the high-side LDO, use low-ESR capacitors of 1 nF (C11) placed as close as possible to the AMC131M03-Q1, followed by a 100-nF decoupling capacitor (C13) between the HLDO\_OUT and HGND pins.

The ground reference for the high-side (HGND) is derived from the terminal of the shunt resistor that is connected to the negative input (AIN0N) of the device. For best DC accuracy, use a separate trace to make this connection instead of shorting HGND to AIN0N directly at the device input.




図 9-6. Power Supply Decoupling the AMC131M03-Q1

Capacitors must provide adequate *effective* capacitance under the applicable DC bias conditions they experience in the application. MLCC capacitors typically exhibit only a fraction of the nominal capacitance under real-world conditions and this factor must be taken into consideration when selecting these capacitors. This problem is especially acute in low-profile capacitors, in which the dielectric field strength is higher than in taller components. Reputable capacitor manufacturers provide capacitance versus DC bias curves that greatly simplify component selection.

 $\frac{1}{8}$  9-3 lists components suitable for use with the AMC131M03-Q1. This list is not exhaustive. Other components can exist that are equally suitable (or better), however these listed components have been validated during the development of the AMC131M03-Q1.

	表 9-3. Recommended External Components										
COMP	DESCRIPTION	PART NUMBER	MANUFACTURER	SIZE (EIA, L x W)							
DVDD											
C15	1 nF ± 10%, X7R, 50 V	12065C102KAT2A	AVX	1206, 3.2 mm x 1.6 mm							
C16	1 µF ± 10%, X7R, 25 V	12063C105KAT2A	AVX	1206, 3.2 mm x 1.6 mm							
DC/DC CC	NVERTER										
C17	100 nF ± 10%, X7R, 50 V	C0603C104K5RACAUTO	Kemet	0603, 1.6 mm x 0.8 mm							
C1	1 nF ± 10%, X7R, 50 V	C0603C102K5RACTU	Kemet	0603, 1.6 mm x 0.8 mm							
C6	1 µF ± 10%, X7R, 25 V	CGA3E1X7R1E105K080AC	TDK	0603, 1.6 mm x 0.8 mm							
F1, F2	Ferrite bead	74269244182	Wurth Elektronik	0402, 1.0 mm x 0.5 mm							
HLDO											
C24	100 nF ± 10%, X7R, 50 V	C0603C104K5RACAUTO	Kemet	0603, 1.6 mm x 0.8 mm							
C10	1 nF ± 10%, X7R, 50 V	12065C102KAT2A	AVX	1206, 3.2 mm x 1.6 mm							
C13	100 nF ± 5%, NP0, 50 V	C3216NP01H104J160AA	TDK	1206, 3.2 mm x 1.6 mm							
C11	1 nF ± 10%, X7R, 50 V	12065C102KAT2A	AVX	1206, 3.2 mm x 1.6 mm							

## 9.4 Layout

#### 9.4.1 Layout Guidelines

☑ 9-7 illustrates a layout recommendation with the critical placement of the decoupling capacitors. The same component reference designators are used as in the *Power Supply Recommendations* section.

For best EMI performance, do not dedicate a ground plane on the high-side, but connect the ground reference for the high-side (HGND) using individual traces as illustrated in  $\boxtimes$  9-7.

Route digital traces away from all analog inputs and associated components to minimize interference.


Use C0G capacitors on the analog inputs. Use ceramic capacitors (for example, X7R grade) for the powersupply decoupling capacitors. High-K capacitors (Y5V) are not recommended. Place the required capacitors as close as possible to the device pins using short, direct traces. For optimum performance, use low-impedance connections on the ground-side connections of the bypass capacitors.

When applying an external clock, make sure the clock is free of overshoot and glitches. A source-termination resistor placed at the clock buffer often helps reduce overshoot. Glitches present on the clock input can lead to noise within the conversion data.



### 9.4.2 Layout Example

☑ 9-7 shows an example layout of the AMC131M03-Q1 requiring a minimum of two PCB layers. In general, analog and digital signals for the primary (low) side are partitioned to the right and analog and digital signals for the secondary (high) side are on the left.



2 9-7. Layout Example



## **10 Device and Documentation Support**

#### **10.1 Documentation Support**

#### 10.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Isolated Voltage-Measurement Circuit With ±250-mV Input and Differential Output application note
- Texas Instruments, TMP61 ±1% 10-kΩ Linear Thermistor data sheet

## 10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

## 10.3 サポート・リソース

TI E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接 得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得るこ とができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

## 10.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずか に変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

## 10.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
AMC131M03QDFMRQ1	ACTIVE	SOIC	DFM	20	850	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC131M03Q1	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF AMC131M03-Q1 :



Catalog : AMC131M03

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product




Texas

NSTRUMENTS

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC131M03QDFMRQ1	SOIC	DFM	20	850	330.0	24.4	10.85	13.4	4.0	16.0	24.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Dec-2023



*All	dimensions	are	nominal	
------	------------	-----	---------	--


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
AMC131M03QDFMRQ1	SOIC	DFM	20	850	350.0	350.0	43.0	

# DFM0020A

## **PACKAGE OUTLINE**

## SOIC - 3.55 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Ref. JEDEC registration MS-013




# **EXAMPLE BOARD LAYOUT**

# DFM0020A

## SOIC - 3.55 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# DFM0020A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 3.55 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### 重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated