

Table of Contents

1 特長	1	6.2 Functional Block Diagram.....	13
2 アプリケーション	1	6.3 Feature Description.....	13
3 概要	1	6.4 Device Functional Modes.....	16
4 Pin Configuration and Functions	4	7 Application and Implementation	18
5 Specifications	5	7.1 Best Design Practices.....	18
5.1 Absolute Maximum Ratings.....	5	7.2 Power Supply Recommendations.....	18
5.2 ESD Ratings.....	5	7.3 Layout.....	19
5.3 Recommended Operating Conditions.....	6	8 Device and Documentation Support	20
5.4 Thermal Information.....	7	8.1 Documentation Support.....	20
5.5 Power Ratings.....	7	8.2 ドキュメントの更新通知を受け取る方法.....	20
5.6 Insulation Specifications.....	8	8.3 サポート・リソース.....	20
5.7 Safety-Related Certifications.....	9	8.4 Trademarks.....	20
5.8 Safety Limiting Values.....	9	8.5 静電気放電に関する注意事項.....	20
5.9 Electrical Characteristics.....	10	8.6 用語集.....	20
5.10 Switching Characteristics.....	12	9 Revision History	20
5.11 Timing Diagrams.....	12	10 Mechanical, Packaging, and Orderable Information	20
6 Detailed Description	13	10.1 Mechanical Data.....	21
6.1 Overview.....	13		

Device Comparison Table

表 4-1. Device Comparison

DEVICE	R1	R2	DIVIDER RATIO	LINEAR INPUT RANGE	CLIPPING VOLTAGE	ABS MAX INPUT VOLTAGE
AMC0386M04-Q1 (1)	8MΩ	20kΩ	401:1	400V	513V	600V
AMC0386M06-Q1 (1)	10MΩ	16.6kΩ	601:1	600V	769V	900V
AMC0386M10-Q1	12.5MΩ	12.5kΩ	1001:1	1000V	1281V	1500V

(1) PRODUCT PREVIEW

4 Pin Configuration and Functions




図 4-1. DWV および D パッケージ, 15 ピン SOIC (Top View)

表 4-1. Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	HVIN	Analog input	High-voltage input
2	SNSN	Analog input	Ground sense pin and inverting analog input to the modulator. Connect to AGND.
3, 7, 8, 12, 13, 15	NC	N/A	No internal connection. Pin can be connected to any potential or left floating.
4	SNSP	Analog I/O	Sense voltage pin and noninverting analog input to the modulator. Connect to an external filter capacitor or leave floating.
5	AVDD	High-side power	Analog (high-side) power supply ⁽¹⁾
6	AGND	High-side ground	Analog (high-side) ground
9	DGND	Low-side ground	Digital (low-side) ground
10	DOUT	Digital output	Modulator data output
11	CLKIN	Digital input	Modulator clock input with internal, 1.5MΩ pulldown resistor
14	DVDD	Low-side power	Digital (low-side) power supply ⁽¹⁾

(1) See the [Power Supply Recommendations](#) section for power-supply decoupling recommendations.

5 Specifications

5.1 Absolute Maximum Ratings

see⁽¹⁾

		MIN	MAX	UNIT
Power-supply voltage	High-side, AVDD to AGND	-0.3	6.5	V
	Low-side, DVDD to DGND	-0.3	6.5	
Analog input voltage	HVIN to AGND, AMC0386M04-Q1	-600	600	V
	HVIN to AGND, AMC0386M06-Q1	-900	900	
	HVIN to AGND, AMC0386M10-Q1	-1500	1500	
	SNSP, SNSN	AGND - 1.5	AVDD + 0.5	
Digital input voltage	CLKIN	DGND - 0.5	DVDD + 0.5	V
Digital output voltage	DOUT	DGND - 0.5	DVDD + 0.5	V
Input current	Continuous, any pin except power-supply and HVIN pins	-10	10	mA
Temperature	Junction, T _J		150	°C
	Storage, T _{stg}	-65	150	

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ , HBM ESD classification level 2	±2000	V
		Charged-device model (CDM), per AEC Q100-011, CDM ESD classification level C6	±1000	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
POWER SUPPLY						
AVDD	Hgh-side power supply	AVDD to AGND	3	5.0	5.5	V
DVDD	Low-side power supply	DVDD to DGND	2.7	3.3	5.5	V
ANALOG INPUT						
V _{Clipping}	Nominal input voltage before clipping output	Referred to SNSP	-1.28		1.28	V
		Referred to HVIN, AMC0386M04-Q1	-513		513	
		Referred to HVIN, AMC0386M06-Q1	-769		769	
		Referred to HVIN, AMC0386M10-Q1	-1281		1281	
V _{FSR}	Specified linear input voltage	Referred to SNSP	-1		1	V
		Referred to HVIN, AMC0386M04-Q1	-400		400	
		Referred to HVIN, AMC0386M06-Q1	-600		600	
		Referred to HVIN, AMC0386M10-Q1	-1000		1000	
V _{IO}	Digital input/output voltage		0		DVDD	V
f _{CLKIN}	Input clock frequency		5	10	11	MHz
t _{HIGH}	Input clock high time		22.5	50	177.5	ns
t _{LOW}	Input clock low time		21.5	50	177.5	ns
TEMPERATURE RANGE						
T _A	Specified ambient temperature		-40		125	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DFX (SSOP)	UNIT
		15 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	86.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	36.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	43.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	17	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	41.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

5.5 Power Ratings

PARAMETER	TEST CONDITIONS	VALUE	UNIT
P_D	AVDD = DVDD = 5.5V, $V_{HVIN} = V_{Clipping}$ AMC0386M04-Q1	129	mW
	AVDD = DVDD = 5.5V, $V_{HVIN} = V_{Clipping}$ AMC0386M06-Q1	154	
	AVDD = DVDD = 5.5V, $V_{HVIN} = V_{Clipping}$ AMC0386M10-Q1	222	
P_{D1}	AVDD = 5.5V, $V_{HVIN} = V_{Clipping}$ AMC0386M04-Q1	101	mW
	AVDD = 5.5V, $V_{HVIN} = V_{Clipping}$ AMC0386M06-Q1	126	
	AVDD = 5.5V, $V_{HVIN} = V_{Clipping}$ AMC0386M10-Q1	194	
P_{D2}	DVDD = 5.5V	28	mW

5.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	VALUE	UNIT
GENERAL				
CLR	External clearance ⁽¹⁾	Shortest pin-to-pin distance through air	≥ 8	mm
CPG	External creepage ⁽¹⁾	Shortest pin-to-pin distance across the package surface	≥ 9.2	mm
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the double insulation	≥ 15.4	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600V _{RMS}	I-III	
		Rated mains voltage ≤ 1000V _{RMS}	I-II	
DIN EN IEC 60747-17 (VDE 0884-17)⁽²⁾				
V _{IORM}	Maximum repetitive peak isolation voltage	At AC voltage	1410	V _{PK}
V _{IOWM}	Maximum-rated isolation working voltage	At AC voltage (sine wave)	1000	V _{RMS}
		At DC voltage	1410	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60s (qualification test), V _{TEST} = 1.2 × V _{IOTM} , t = 1s (100% production test)	7000	V _{PK}
V _{IMP}	Maximum impulse voltage ⁽³⁾	Tested in air, 1.2/50μs waveform per IEC 62368-1	7700	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽⁴⁾	Tested in oil (qualification test), 1.2/50μs waveform per IEC 62368-1	10000	V _{PK}
q _{pd}	Apparent charge ⁽⁵⁾	Method a, after input/output safety test subgroups 2 and 3, V _{pd(ini)} = V _{IOTM} , t _{ini} = 60s, V _{pd(m)} = 1.2 × V _{IORM} , t _m = 10s	≤ 5	pC
		Method a, after environmental tests subgroup 1, V _{pd(ini)} = V _{IOTM} , t _{ini} = 60s, V _{pd(m)} = 1.6 × V _{IORM} , t _m = 10s	≤ 5	
		Method b1, at preconditioning (type test) and routine test, V _{pd(ini)} = 1.2 × V _{IOTM} , t _{ini} = 1s, V _{pd(m)} = 1.875 × V _{IORM} , t _m = 1s	≤ 5	
		Method b2, at routine test (100% production) ⁽⁷⁾ V _{pd(ini)} = V _{pd(m)} = 1.2 × V _{IOTM} , t _{ini} = t _m = 1s	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁶⁾	V _{IO} = 0.5 V _{PP} at 1MHz	~1.5	pF
R _{IO}	Insulation resistance, input to output ⁽⁶⁾	V _{IO} = 500V at T _A = 25°C	> 10 ¹²	Ω
		V _{IO} = 500V at 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	
		V _{IO} = 500V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		55/125/21	
UL1577				
V _{ISO}	Withstand isolation voltage	V _{TEST} = V _{ISO} , t = 60s (qualification test), V _{TEST} = 1.2 × V _{ISO} , t = 1s (100% production test)	5000	V _{RMS}

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.
- (2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air to determine the surge immunity of the package.
- (4) Testing is carried in oil to determine the intrinsic surge immunity of the isolation barrier.
- (5) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (6) All pins on each side of the barrier are tied together, creating a two-pin device.
- (7) Either method b1 or b2 is used in production.

5.7 Safety-Related Certifications

VDE	UL
DIN EN IEC 60747-17 (VDE 0884-17), EN IEC 60747-17, DIN EN IEC 62368-1 (VDE 0868-1), EN IEC 62368-1, IEC 62368-1 Clause : 5.4.3 ; 5.4.4.4 ; 5.4.9	Recognized under 1577 component recognition and CSA component acceptance NO 5 programs
Reinforced insulation	Single protection
Certificate number: Pending	File number: Pending

5.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to over-heat the die and damage the isolation barrier potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _S	Safety input, output, or supply current	R _{θJA} = 107°C/W, AVDD = DVDD = 5.5V, V _{HVIN} = V _{Clipping} , T _J = 150°C, T _A = 25°C AMC0386M04-Q1			200	mA
		R _{θJA} = 107°C/W, AVDD = DVDD = 5.5V, V _{HVIN} = V _{Clipping} , T _J = 150°C, T _A = 25°C AMC0386M06-Q1			200	
		R _{θJA} = 107°C/W, AVDD = DVDD = 5.5V, V _{HVIN} = V _{Clipping} , T _J = 150°C, T _A = 25°C AMC0386M10-Q1			190	
P _S	Safety input, output, or total power				1170	mW
T _S	Maximum safety temperature				150	°C

- (1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I_S and P_S. These limits vary with the ambient temperature, T_A.

The junction-to-air thermal resistance, R_{θJA}, in the Thermal Information table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

$T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

$T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where T_{J(max)} is the maximum junction temperature.

$P_S = I_S \times VDD_{max}$, where VDD_{max} is the maximum supply voltage for high-side and low-side.

5.9 Electrical Characteristics

minimum and maximum specifications apply from $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $AVDD = 3.0\text{ V}$ to 5.5 V , $DVDD = 2.7\text{ V}$ to 5.5 V , $V_{SNSP} = -1\text{ V}$ to $+1\text{ V}$, and $V_{SNSN} = 0\text{ V}$; typical specifications are at $T_A = 25^\circ\text{C}$, $AVDD = 5\text{ V}$, $DVDD = 3.3\text{ V}$, and $f_{CLKIN} = 10\text{ MHz}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT						
R_{IN}	Input resistance	AMC0386M04-Q1	TBD	8	TBD	M Ω
		AMC0386M06-Q1	TBD	10	TBD	
		AMC0386M10-Q1	TBD	12.5	TBD	
	Nominal resistive divider ratio	V_{HVIN} / V_{SNSP} , AMC0386M04-Q1		401		
		V_{HVIN} / V_{SNSP} , AMC0386M06-Q1		601		
		V_{HVIN} / V_{SNSP} , AMC0386M10-Q1		1001		
CMTI	Common-mode transient immunity		100			V/ns
DC ACCURACY						
E_O	Input offset error	Referred to SNSP, $T_A = 25^\circ\text{C}$, $HVIN = \text{AGND}$	-0.9	± 0.08	0.9	mV
		Referred to HVIN, $T_A = 25^\circ\text{C}$, $HVIN = \text{AGND}$ AMC0386M04-Q1	-360	± 30	200	
		Referred to HVIN, $T_A = 25^\circ\text{C}$, $HVIN = \text{AGND}$ AMC0386M06-Q1	-540	± 50	300	
		Referred to HVIN, $T_A = 25^\circ\text{C}$, $HVIN = \text{AGND}$ AMC0386M10-Q1	-900	± 80	900	
TCE_O	Offset error temperature drift ⁽³⁾	Referred to SNSP, $T_A = 25^\circ\text{C}$, $HVIN = \text{AGND}$	-0.004	± 0.0006	0.004	mV/ $^\circ\text{C}$
		Referred to HVIN, $HVIN = \text{AGND}$ AMC0386M04-Q1	-2.8	± 1.4	2.8	
		Referred to HVIN, $HVIN = \text{AGND}$ AMC0386M06-Q1	-4.2	± 2.1	4.2	
		Referred to HVIN, $HVIN = \text{AGND}$ AMC0386M10-Q1	-7	± 3.5	7	
E_G	Gain error ⁽¹⁾	$T_A = 25^\circ\text{C}$	-0.25	± 0.02	0.25	%
TCE_G	Gain error temperature drift ⁽⁴⁾		-40	± 20	40	ppm/ $^\circ\text{C}$
INL	Integral nonlinearity ⁽²⁾	Resolution: 16 bits	-4	± 1.6	4	LSB
DNL	Differential nonlinearity	Resolution: 16 bits	-0.99		0.99	LSB
PSRR	Power-supply rejection ratio ⁽⁵⁾	AVDD DC PSRR, $HVIN = \text{AGND}$, AVDD from 3.0V to 5.5V		83		dB
		AVDD AC PSRR, $HVIN = \text{AGND}$, AVDD with 10kHz / 100mV ripple		83		
AC ACCURACY						
SNR	Signal-to-noise ratio	$V_{SNSP} = 2V_{PP}$, $SNSN = \text{AGND}$, $f_{IN} = 1\text{ kHz}$	86	89		dB
SINAD	Signal-to-noise + distortion	$V_{SNSP} = 2V_{PP}$, $SNSN = \text{AGND}$, $f_{IN} = 1\text{ kHz}$	76	86		dB
THD	Total harmonic distortion	$V_{SNSP} = 2V_{PP}$, $SNSN = \text{AGND}$, $f_{IN} = 1\text{ kHz}$		-88	-77	dB
DIGITAL INPUT (CMOS Logic With Schmitt-Trigger)						
I_{IN}	Input current	$DGND \leq V_{IN} \leq DVDD$			7	μA
C_{IN}	Input capacitance			4		pF
V_{IH}	High-level input voltage		$0.7 \times DVDD$		$DVDD + 0.3$	V
V_{IL}	Low-level input voltage		-0.3		$0.3 \times DVDD$	V
DIGITAL OUTPUT (CMOS)						
C_{LOAD}	Output load capacitance	$f_{CLKIN} = 10\text{ MHz}$		15	30	pF
V_{OH}	High-level output voltage	$I_{OH} = -4\text{ mA}$	$DVDD - 0.4$			V
V_{OL}	Low-level output voltage	$I_{OL} = 4\text{ mA}$			0.4	V
POWER SUPPLY						
I_{AVDD}	High-side supply current			5.3	7.5	mA
I_{DVDD}	Low-side supply current	$C_{LOAD} = 15\text{ pF}$		3.6	5.1	mA
$AVDD_{UV}$	High-side undervoltage detection threshold	AVDD rising	2.5	2.6	2.7	V
		AVDD falling	1.9	2.0	2.1	

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $AVDD = 3.0\text{ V}$ to 5.5 V , $DVDD = 2.7\text{ V}$ to 5.5 V , $V_{SNSP} = -1\text{ V}$ to $+1\text{ V}$, and $V_{SNSN} = 0\text{V}$; typical specifications are at $T_A = 25^{\circ}\text{C}$, $AVDD = 5\text{ V}$, $DVDD = 3.3\text{ V}$, and $f_{CLKIN} = 10\text{ MHz}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DVDD _{UV}	Low-side undervoltage detection threshold	DVDD rising	2.5	2.6	2.7	V
		DVDD falling	1.9	2.0	2.1	

- (1) The typical value includes one sigma statistical variation.
- (2) Integral nonlinearity is defined as the maximum deviation from a straight line passing through the end-points of the ideal ADC transfer function expressed as number of LSBs or as a percent of the specified linear full-scale range FSR.
- (3) Offset error drift is calculated using the box method, as described by the following equation:

$$TCE_O = (\text{value}_{MAX} - \text{value}_{MIN}) / \text{TempRange}$$
- (4) Gain error drift is calculated using the box method, as described by the following equation:

$$TCE_G (\text{ppm}) = ((\text{value}_{MAX} - \text{value}_{MIN}) / (\text{value} \times \text{TempRange})) \times 10^6$$
- (5) This parameter is referred to SNSP.

5.10 Switching Characteristics

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_H	DOUT hold time after rising edge of CLKIN	$C_{LOAD} = 15pF$	10			ns
t_D	Rising edge of CLKIN to DOUT valid delay	$C_{LOAD} = 15pF$			35	ns
t_r	DOUT rise time	10% to 90%, $2.7V \leq DVDD \leq 3.6V$, $C_{LOAD} = 15pF$		2.5	6	ns
		10% to 90%, $4.5V \leq DVDD \leq 5.5V$, $C_{LOAD} = 15pF$		3.2	6	
t_f	DOUT fall time	10% to 90%, $2.7V \leq DVDD \leq 3.6V$, $C_{LOAD} = 15pF$		2.2	6	ns
		10% to 90%, $4.5V \leq DVDD \leq 5.5V$, $C_{LOAD} = 15pF$		2.9	6	
t_{START}	Device start-up time	AVDD step from 0 to 3.0V with $AVDD \geq 2.7V$ to bitstream valid, 0.1% settling		100		μs

5.11 Timing Diagrams




图 5-1. Digital Interface Timing




图 5-2. Device Start-Up Timing

ADVANCE INFORMATION

6 Detailed Description

6.1 Overview


The AMC0386-Q1 is a single-channel, second-order, CMOS, delta-sigma ($\Delta\Sigma$) modulator with 高電圧、高インピーダンス入力、外部クロック. The analog input of the AMC0386-Q1 is implemented with a switched-capacitor circuit. The isolated output of the converter (DOUT) provides a stream of digital ones and zeros synchronous to the external clock applied to the CLKIN pin. The time average of this serial output is proportional to the analog input voltage.

The modulator shifts the quantization noise to high frequencies; therefore, use a digital low-pass digital filter, such as a Sinc filter at the device output to increase overall performance. This filter also converts the 1-bit data stream at a high sampling rate into a higher-bit data word at a lower rate (decimation). Use a microcontroller (μC) or field-programmable gate array (FPGA) to implement the filter.

The overall performance (speed and resolution) depends on the selection of an appropriate oversampling ratio (OSR) and filter type. A higher OSR results in higher resolution while operating at a lower refresh rate. A lower OSR results in lower resolution, but provides data at a higher refresh rate. This system allows flexibility with the digital filter design and is capable of analog-to-digital conversion results with a dynamic range exceeding 84dB with OSR = 256.

The silicon-dioxide (SiO_2) based capacitive isolation barrier supports a high level of magnetic field immunity; see the [ISO72x Digital Isolator Magnetic-Field Immunity application note](#). The AMC0386-Q1 uses an on-off keying (OOK) modulation scheme to transmit data across the isolation barrier. This modulation and the isolation barrier characteristics, result in high reliability in noisy environments and high common-mode transient immunity.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Analog Input

The resistive divider at the input of the AMC0386-Q1 scales down the voltage applied to the HVIN pin to a $\pm 1\text{V}$ linear fullscale level. This signal is available on the SNSP pin, which is also the input of the analog signal chain.

The input stage of the AMC0386-Q1 feeds a second-order, switched-capacitor, feed-forward $\Delta\Sigma$ modulator. The modulator converts the analog signal into a bitstream that is transferred across the isolation barrier, as described in the [Isolation Channel Signal Transmission](#) section.

6.3.2 Modulator

Figure 6-1 conceptualizes the second-order, switched-capacitor, feed-forward $\Delta\Sigma$ modulator implemented in the AMC0386-Q1. The output V_5 of the 1-bit, digital-to-analog converter (DAC) is subtracted from the input voltage $V_{IN} = (V_{SNSP} - V_{SNSN})$. This subtraction provides an analog voltage V_1 at the input of the first integrator stage. The output of the first integrator feeds the input of the second integrator stage. The result of the second integration is an output voltage V_3 that is summed with the input signal V_{IN} and the output of the first integrator V_2 . Depending on the value of the resulting voltage V_4 , the output of the comparator is changed. In this case, the 1-bit DAC responds on the next clock pulse by changing the associated analog output voltage V_5 . Thus, causing the integrators to progress in the opposite direction and forcing the integrator output value to track the average value of the input.




Figure 6-1. Block Diagram of a Second-Order Modulator

6.3.3 Isolation Channel Signal Transmission

The AMC0386-Q1 uses an on-off keying (OOK) modulation scheme, as shown in Figure 6-2, to transmit the modulator output bitstream across the SiO_2 -based isolation barrier. The transmit driver (TX) as illustrated in the *Functional Block Diagram* transmits an internally generated, high-frequency carrier across the isolation barrier to represent a digital one. However, TX does not send a signal to represent a digital zero. The nominal frequency of the carrier used inside the AMC0386-Q1 is 480MHz.

The receiver (RX) on the other side of the isolation barrier recovers and demodulates the signal and provides the input to the fourth-order analog filter. The AMC0386-Q1 transmission channel is optimized to achieve the highest level of common-mode transient immunity (CMTI) and the lowest level of radiated emissions. The high-frequency carrier and RX/TX buffer switching cause these emissions.




Figure 6-2. OOK-Based Modulation Scheme

6.3.4 Digital Output

A differential input signal of 0V ideally produces a stream of ones and zeros that are high 50% of the time. A differential input of 1V produces a stream of ones and zeros that are high 89.06% of the time. With 16 bits of resolution, that percentage ideally corresponds to code 58368. A differential input of -1V produces a stream of ones and zeros that are high 10.94% of the time. With 16 bits of resolution, that percentage ideally corresponds to code 7168. These input voltages are also the specified linear range of the AMC0386-Q1. If the input voltage value exceeds this range, the output of the modulator shows increasing nonlinear behavior as the quantization noise increases. The modulator output clips with a constant stream of zeros at an input $\leq -1.28\text{V}$ or with a constant stream of ones at an input $\geq 1.28\text{V}$. In this case, however, the AMC0386-Q1 generates a single 1 or 0 every 128 clock cycles to indicate proper device function. A single 1 is generated if the input is at negative fullscale and a 0 is generated if the input is at positive fullscale. See the [Output Behavior in Case of a Fullscale Input](#) section for more details. [Figure 6-3](#) shows the input voltage versus the output modulator signal.




Figure 6-3. Modulator Output vs Analog Input

Calculate the density of ones in the output bitstream with [Equation 1](#) for any input voltage $V_{IN} = (V_{SNSP} - V_{SNSN})$ value. The only exception is a fullscale input signal. See the [Output Behavior in Case of a Fullscale Input](#) section.

$$\rho = (|V_{Clipping}| + V_{IN}) / (2 \times V_{Clipping}) \quad (1)$$

6.3.4.1 Output Behavior in Case of a Fullscale Input

If a fullscale input signal is applied to the AMC0386-Q1, the device generates a single one or zero every 128 bits at DOUT. [Figure 6-4](#) shows a timing diagram of this process. A single 1 or 0 is generated depending on the actual polarity of the signal being sensed. A fullscale signal is defined as $|V_{SNSP} - V_{SNSN}| \geq |V_{Clipping}|$. In this way, differentiating between a missing AVDD and a fullscale input signal is possible on the system level.




Figure 6-4. Fullscale Output of the AMC0386-Q1

6.3.4.2 Output Behavior in Case of a Missing High-Side Supply

As shown in [図 6-5](#), the device provides a constant bitstream of logic 0's at the output if the high-side supply is missing. DOUT is permanently low when the high-side supply is missing. A one is not generated every 128 clock pulses, which differentiates this condition from a valid negative fullscale input. This feature helps identify high-side power-supply problems on the board.




図 6-5. Output of the AMC0386-Q1 in Case of a Missing High-Side Supply

6.4 Device Functional Modes

The AMC0386-Q1 operates in one of the following states:

- **OFF-state:** The low-side of the device (AVDD) is below the AVDD_{UV} threshold. The device is not responsive. OUT はハイ インピーダンス状態。内部的に、OUT および CLKIN は、ESD 保護ダイオードにより DVDD および DGND にクランプされます。
- **Missing high-side supply:** The low-side of the device (DVDD) is supplied and within *Recommended Operating Conditions*. The high-side supply (AVDD) is below the AVDD_{UV} threshold. このデバイスは、セクションで説明されているように、ロジック 0 の一定のビットストリームを出力します。
- **Analog input overrange (positive fullscale input):** AVDD and DVDD are within recommended operating conditions but the analog input voltage $V_{IN} = (V_{SNSP} - V_{SNSN})$ is above the maximum clipping voltage ($V_{Clipping, MAX}$). [Output Behavior in Case of a Fullscale Input](#) セクションで説明しているように、このデバイスは 128 クロックサイクルごとにロジック 0 を出力します。
- **Analog input underrange (negative fullscale input):** AVDD and DVDD are within recommended operating conditions but the analog input voltage $V_{IN} = (V_{SNSP} - V_{SNSN})$ is below the minimum clipping voltage ($V_{Clipping, MIN}$). [Output Behavior in Case of a Fullscale Input](#) セクションで説明しているように、このデバイスは 128 クロックサイクルごとにロジック 1 を出力します。
- **Normal operation:** V_{AVDD} , V_{DVDD} , and V_{IN} are within the recommended operating conditions. The device outputs a digital bitstream, as explained in the [Digital Output](#) section.

表 6-1 lists the operational modes.

表 6-1. Device Operational Modes

OPERATIONAL MODE	AVDD	DVDD	V_{IN}	DEVICE RESPONSE
OFF	Don't care	$V_{DVDD} < DVDD_{UV}$	Don't care	OUT はハイ インピーダンス状態。内部的に、OUT および CLKIN は、ESD 保護ダイオードにより DVDD および DGND にクランプされます。
Missing high-side supply	$V_{AVDD} < AVDD_{UV}$	Valid ⁽¹⁾	Don't care	このデバイスは、セクションで説明されているように、ロジック 0 の一定のビットストリームを出力します。
Input overrange	Valid ⁽¹⁾	Valid ⁽¹⁾	$V_{IN} > V_{Clipping, MAX}$	Output Behavior in Case of a Fullscale Input セクションで説明しているように、このデバイスは 128 クロックサイクルごとにロジック 0 を出力します。

表 6-1. Device Operational Modes (続き)

OPERATIONAL MODE	AVDD	DVDD	V _{IN}	DEVICE RESPONSE
Input underrange	Valid ⁽¹⁾	Valid ⁽¹⁾	V _{IN} < V _{Clipping, MIN}	Output Behavior in Case of a Fullscale Input セクションで説明しているように、このデバイスは 128 クロックサイクルごとにロジック 1 を出力します。
Normal operation	Valid ⁽¹⁾	Valid ⁽¹⁾	Valid ⁽¹⁾	Normal operation

(1) "Valid" denotes within the recommended operating conditions.

7 Application and Implementation

注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.


7.1 Best Design Practices


Avoid any kind of leakage current between the HVIN and SNSP pin. Leakage current potentially introduces significant measurement error. See the [Layout Example](#) for layout recommendations.

7.2 Power Supply Recommendations

In a typical application, the high-side power supply (VDD1) for the AMC0386-Q1 is generated from the low-side supply (VDD2) by an isolated DC/DC converter. A low-cost option is based on the push-pull driver [SN6501-Q1](#) and a transformer that supports the desired isolation voltage ratings.

The AMC0386-Q1 does not require any specific power-up sequencing. The high-side power supply (VDD1) is decoupled with a low-ESR, 100nF capacitor (C1) parallel to a low-ESR, 1μF capacitor (C2). The low-side power supply (VDD2) is equally decoupled with a low-ESR, 100nF capacitor (C3) parallel to a low-ESR, 1μF capacitor (C4). Place all four capacitors (C1, C2, C3, and C4) as close to the device as possible.  7-1 shows a decoupling diagram for the AMC0386-Q1.




 7-1. Decoupling of the AMC0386-Q1


Capacitors provide adequate effective capacitance under the applicable DC bias conditions experienced in the application. Multilayer ceramic capacitors (MLCC) typically exhibit only a fraction of the nominal capacitance under real-world conditions. Consider this factor when selecting these capacitors. This issue is especially acute in low-profile capacitors, in which the dielectric field strength is higher than in taller components. Reputable capacitor manufacturers provide capacitance versus DC bias curves that greatly simplify component selection.

7.3 Layout


7.3.1 Layout Guidelines

 7-2 shows a layout recommendation with the critical placement of the decoupling capacitors (as close as possible to the AMC0386-Q1 supply pins). This section also depicts the placement of other components required by the device.

TI recommends placing a guard ring around the SNSP pin and to connect the guard ring to AGND. The guard ring prevents leakage currents from forming a parallel current path between HVIN and SNSP. The guard ring is partially routed underneath the device, reducing the clearance distance between the high-voltage and low-voltage side. Place a keep-out zone around pins 7 and 8 (both pins have no internal connection) to recover the full clearance distance of $>8\text{mm}$.

To maximize the creepage distance between the high-voltage and low-voltage side, TI recommends placing another keep-out zone around pin 15 as shown in  7-2.

7.3.2 Layout Example



 7-2. Recommended Layout of the AMC0386-Q1

8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Isolation Glossary application report](#)
- Texas Instruments, [Semiconductor and IC Package Thermal Metrics application report](#)
- Texas Instruments, [ISO72x Digital Isolator Magnetic-Field Immunity application report](#)
- Texas Instruments, [ISO72x Digital Isolator Magnetic-Field Immunity](#)
- Texas Instruments, [Combining the ADS1202 with an FPGA Digital Filter for Current Measurement in Motor Control Applications application report](#)
- Texas Instruments, [Delta Sigma Modulator Filter Calculator design tool](#)

8.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

8.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

8.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

8.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
October 2024	*	Initial Release

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


10.1 Mechanical Data

DFX0015A



PACKAGE OUTLINE
SSOP - 3.55 mm max height

SMALL OUTLINE PACKAGE



ADVANCE INFORMATION


EXAMPLE BOARD LAYOUT

DFX0015A

SSOP - 3.55 mm max height

SMALL OUTLINE PACKAGE

ADVANCE INFORMATION



NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DFX0015A

SSOP - 3.55 mm max height

SMALL OUTLINE PACKAGE



ADVANCE INFORMATION

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PAMC0386M10QDFXRQ1	ACTIVE	SSOP	DFX	15	750	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated