

ADS111x-Q1 基準電圧、発振器、プログラマブル・コンパレータ内蔵、 車載用、低消費電力、I²C 互換、860 SPS、16 ビット ADC

1 特長

- 車載アプリケーション用に AEC-Q100 認定済み:
 - 温度グレード 1: -40°C ~ +125°C, T_A
- 機能安全対応
 - 機能安全システムの設計に役立つ資料を利用可能
- 広い電源電圧範囲: 2.0V ~ 5.5V
- 低消費電流:
 - 150µA (連続変換モード)
- データ・レートをプログラム可能:
 - 8SPS ~ 860SPS
- シングルサイクルのセトリング
- 低ドリフト基準電圧を内蔵
- オシレータ内蔵
- I²C インターフェイス: 4 つのピン選択可能アドレス
- デバイス・ファミリー:
 - ADS1113-Q1: 1 個のシングルエンド入力または差動入力
 - ADS1114-Q1: コンパレータと PGA を搭載した 1 個のシングルエンド入力または差動入力
 - ADS1115-Q1: コンパレータと PGA を搭載した 4 個のシングルエンド入力または 2 個の差動入力

2 アプリケーション

- 処理機能なしのカメラ・モジュール
- 車載センター情報ディスプレイ
- 車載クラスター・ディスプレイ
- 汎用の電圧および電流監視

3 概要

ADS1113-Q1、ADS1114-Q1、ADS1115-Q1 デバイス (ADS111x-Q1) は、高精度、低消費電力、16 ビット、I²C 互換の A/D コンバータ (ADC) で、VSSOP-10 および UQFN-10 パッケージで供給されます。ADS111x-Q1 デバイスは、低ドリフトの基準電圧と発振器を内蔵しています。ADS1114-Q1 および ADS1115-Q1 は、プログラマブル・ゲイン・アンプ (PGA) およびデジタル・コンパレータも内蔵しています。これらの機能を有し動作電源電圧範囲が広い ADS111x-Q1 は、省電力と省スペースが要求される、センサを使用した測定アプリケーションに適します。

ADS111x-Q1 は最大で 860 サンプル/秒 (SPS) までのデータ・レートで変換処理を実行できます。PGA は入力電圧範囲が $\pm 256\text{mV} \sim \pm 6.144\text{V}$ であり、振幅の小さな信号から大きな信号まで高精度に測定できます。ADS1015-Q1 には入力マルチプレクサ (MUX) が搭載されており、2 つの差動入力または 4 つのシングルエンド入力を測定できます。過電圧や低電圧の検出には、ADS1114-Q1 および ADS1115-Q1 のデジタル・コンパレータを使用してください。

パッケージ情報


部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)
ADS111x-Q1	DGS (VSSOP, 10)	3.00mm × 3.00mm
	NKS (UQFN, 10)	1.60mm × 2.00mm

- (1) 利用可能なパッケージについては、データシートの末尾にあるパッケージ・オプションについての付録を参照してください。

表 3-1. デバイス情報

部品番号	入力チャネル	特長 ⁽¹⁾
ADS1113-Q1	差動 1 (シングル・エンド 1)	—
ADS1114-Q1	差動 1 (シングル・エンド 1)	PGA, コンパレータ
ADS1115-Q1	差動 2 (シングル・エンド 4)	PGA, コンパレータ

- (1) 詳細については、Device Comparison Table を参照してください。



概略ブロック図




Table of Contents

1 特長	1	8.3 Feature Description.....	15
2 アプリケーション	1	8.4 Device Functional Modes.....	20
3 概要	1	8.5 Programming.....	21
4 Revision History	2	8.6 Register Map.....	26
5 Pin Configuration and Functions	4	9 Application and Implementation	30
6 Specifications	5	9.1 Application Information.....	30
6.1 Absolute Maximum Ratings.....	5	9.2 Typical Application.....	35
6.2 ESD Ratings.....	5	9.3 Power Supply Recommendations.....	39
6.3 Recommended Operating Conditions.....	5	9.4 Layout.....	40
6.4 Thermal Information.....	6	10 Device and Documentation Support	42
6.5 Electrical Characteristics.....	7	10.1 Documentation Support.....	42
6.6 Timing Requirements: I ² C.....	8	10.2 Receiving Notification of Documentation Updates.....	42
6.7 Timing Diagram.....	8	10.3 サポート・リソース.....	42
6.8 Typical Characteristics.....	9	10.4 Trademarks.....	42
7 Parameter Measurement Information	13	10.5 Electrostatic Discharge Caution.....	42
7.1 Noise Performance.....	13	10.6 Glossary.....	42
8 Detailed Description	14	11 Mechanical, Packaging, and Orderable Information	42
8.1 Overview.....	14		
8.2 Functional Block Diagrams.....	14		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision D (January 2018) to Revision E (December 2022)	Page
• I ² C に言及している場合、すべての旧式の用語をコントローラおよびターゲットに変更.....	1
• 「特長」セクションに機能安全対応の箇条書き項目およびデバイス・ファミリ情報を追加し、ESD 分類情報を「特長」セクションから「ESD 定格」表に移動.....	1
• 「アプリケーション」セクションのアプリケーションを変更.....	1
• NKS (UQFN) パッケージおよび「製品情報」表を追加し、「概要」セクションの最後のパラグラフを削除.....	1
• Added NKS package to <i>Pin Configuration and Functions</i> section and changed <i>Pin Functions</i> table.....	4
• Changed <i>free-air</i> to <i>ambient</i> in condition statement of <i>Absolute Maximum Ratings</i> table.....	5
• Added ESD classification levels and NKS package to <i>ESD Ratings</i> table.....	5
• Added NKS package to <i>Thermal Information</i> table.....	6
• Changed unit of <i>common-mode input impedance (FSR = ±0.512 V, FSR = ±0.256 V)</i> parameter from MΩ to kΩ in <i>Electrical Characteristics</i> table.....	7
• Changed Y-axis unit of <i>Total Error vs Input Signal</i> figure from μV to mV in <i>Typical Characteristics</i> section.....	9
• Added additional information to last paragraph in <i>Multiplexer</i> section.....	15
• Added additional information to <i>Voltage Reference</i> section.....	17
• Moved  8-7 from <i>Conversion Ready Pin</i> section to <i>Digital Comparator</i> section.....	18
• Changed bit setting notation from hexadecimal to binary where beneficial for clarity throughout <i>Register Map</i> section.....	26
• Added <i>Config Register - ADS1113-Q1</i> , <i>Config Register - ADS1114-Q1</i> , and <i>Config Register - ADS1115-Q1</i> and changed bit descriptions in <i>Config Register Field Descriptions</i> table in <i>Config Register</i> section.....	27
• Changed first paragraph in <i>Lo-thresh and Hi_thresh Registers</i> section.....	29
• Changed <i>Unused Inputs and Outputs</i> section.....	31
• Added layout example for NKS package in <i>Layout Example</i> section.....	41

Changes from Revision C (December 2016) to Revision D (January 2018)

Page

• Changed <i>Digital input voltage</i> max value from VDD + 0.3 V to 5.5 V in <i>Absolute Maximum Ratings</i> table.....	5
• Deleted values for ADS111xB-Q1 device in <i>Thermal Information</i> table; thermal values now same for all devices.....	6
• Added "over temperature" to Offset drift parameter for clarity.....	7
• Added Long-term Offset drift parameter in <i>Electrical Characteristics</i> table.....	7
• Added "over temperature" to Gain drift parameter for clarity.....	7
• Added Long-term gain drift parameter in <i>Electrical Characteristics</i> table.....	7
• Changed V _{IH} parameter max value from VDD to 5.5 V in <i>Electrical Characteristics</i> table.....	7
• Added <i>Output Data Rate and Conversion Time</i> section for clarity.....	17
• Changed <i>Conversion Ready Pin</i> section for clarity.....	19
• Changed Figure 28, <i>ALERT Pin Timing Diagram</i> for clarity.....	19
• Changed <i>Typical Connections of the ADS1115-Q1</i> figure for clarity.....	30
• Changed the resistor values in Figure 43, <i>Basic Hardware Configuration</i> , from 10 Ω to 10 kΩ.....	34

Device Comparison Table

DEVICE	RESOLUTION (Bits)	MAXIMUM SAMPLE RATE (SPS)	INPUT CHANNELS Differential (Single-Ended)	PGA	INTERFACE	SPECIAL FEATURES
ADS1115-Q1	16	860	2 (4)	Yes	I ² C	Comparator
ADS1114-Q1	16	860	1 (1)	Yes	I ² C	Comparator
ADS1113-Q1	16	860	1 (1)	No	I ² C	None
ADS1015-Q1	12	3300	2 (4)	Yes	I ² C	Comparator
ADS1014-Q1	12	3300	1 (1)	Yes	I ² C	Comparator
ADS1013-Q1	12	3300	1 (1)	No	I ² C	None
ADS1118-Q1	16	860	2 (4)	Yes	SPI	Temperature sensor
ADS1018-Q1	12	3300	2 (4)	Yes	SPI	Temperature sensor

5 Pin Configuration and Functions




图 5-1. NKS Package, 10-Pin UQFN (Top View)




图 5-2. DGS Package, 10-Pin VSSOP (Top View)

表 5-1. Pin Functions

NAME	PIN ⁽¹⁾			TYPE	DESCRIPTION
	ADS1113-Q1	ADS1114-Q1	ADS1115-Q1		
ADDR	1	1	1	Digital input	I ² C target address select
AIN0	4	4	4	Analog input	Analog input 0
AIN1	5	5	5	Analog input	Analog input 1
AIN2	—	—	6	Analog input	Analog input 2 (ADS1115-Q1 only)
AIN3	—	—	7	Analog input	Analog input 3 (ADS1115-Q1 only)
ALERT/RDY	—	2	2	Digital output	Comparator output or conversion ready (ADS1114-Q1 and ADS1115-Q1 only). Open-drain output. Connect to VDD using a pullup resistor.
GND	3	3	3	Analog	Ground
NC	2, 6, 7	6, 7	—	—	No connect. Leave pin floating or connect to GND.
SCL	10	10	10	Digital input	Serial clock input. Connect to VDD using a pullup resistor.
SDA	9	9	9	Digital I/O	Serial data input and output. Connect to VDD using a pullup resistor.
VDD	8	8	8	Analog	Power supply. Connect a 0.1-μF, power-supply decoupling capacitor to GND.

(1) See the [Unused Inputs and Outputs](#) section for unused pin connections.

6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Power-supply voltage	VDD to GND	-0.3	7	V
Analog input voltage	AIN0, AIN1, AIN2, AIN3	GND - 0.3	VDD + 0.3	V
Digital input voltage	SDA, SCL, ADDR, ALERT/RDY	GND - 0.3	5.5	V
Input current, continuous	Any pin except power supply pins	-10	10	mA
Temperature	Operating ambient, T _A	-40	125	°C
	Junction, T _J	-40	150	
	Storage, T _{stg}	-60	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT	
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM ESD classification level 2	±2000	V	
		Charged-device model (CDM), per AEC Q100-011 CDM ESD classification level C4B	Corner pins (DGS package: Pins 1, 5, 6, and 10) (NKS package: Pins 1, 4, 5, 6, 9, and 10)		±750
			All other pins		±500

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
POWER SUPPLY					
	Power supply (VDD to GND)	2		5.5	V
ANALOG INPUTS⁽¹⁾					
FSR	Full-scale input voltage range ⁽²⁾ (V _{IN} = V _(AINP) - V _(AINN))	±0.256		±6.144	V
V _(AINx)	Absolute input voltage	GND		VDD	V
DIGITAL INPUTS					
V _{DIG}	Digital input voltage	GND		5.5	V
TEMPERATURE					
T _A	Operating ambient temperature	-40		125	°C

- (1) AINP and AINN denote the selected positive and negative inputs. AINx denotes one of the four available analog inputs.
 (2) This parameter expresses the full-scale range of the ADC scaling. No more than VDD + 0.3 V must be applied to the analog inputs of the device. See [表 8-1](#) for more information.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DGS (VSSOP)	NKS (UQFN)	UNIT
		10 PINS	10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	170.9	126.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	61.0	52.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	91.2	60.6	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	8.5	1.1	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	89.8	60.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application note](#).

6.5 Electrical Characteristics

at V_{DD} = 3.3 V, data rate = 8 SPS, and full-scale input voltage range (FSR) = ±2.048 V (unless otherwise noted); maximum and minimum specifications apply from T_A = –40°C to +125°C; typical specifications are at T_A = 25°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT						
	Common-mode input impedance	FSR = ±6.144 V ⁽¹⁾		10		MΩ
		FSR = ±4.096 V ⁽¹⁾ , FSR = ±2.048 V		6		
		FSR = ±1.024 V		3		
		FSR = ±0.512 V, FSR = ±0.256 V		100		kΩ
	Differential input impedance	FSR = ±6.144 V ⁽¹⁾		22		MΩ
		FSR = ±4.096 V ⁽¹⁾		15		
		FSR = ±2.048 V		4.9		
		FSR = ±1.024 V		2.4		
		FSR = ±0.512 V, ±0.256 V		710		kΩ
SYSTEM PERFORMANCE						
	Resolution (no missing codes)		16			Bits
DR	Data rate		8, 16, 32, 64, 128, 250, 475, 860			SPS
	Data rate variation	All data rates	–10%		10%	
	Output noise		See Noise Performance section			
INL	Integral nonlinearity	DR = 8 SPS, FSR = ±2.048 V ⁽²⁾			1	LSB
	Offset error	FSR = ±2.048 V, differential inputs	–3	±1	3	LSB
		FSR = ±2.048 V, single-ended inputs		±3		
	Offset drift over temperature	FSR = ±2.048 V		0.005		LSB/°C
	Long-term Offset drift	FSR = ±2.048 V, T _A = 125°C, 1000 hrs		±1		LSB
	Offset power-supply rejection	FSR = ±2.048 V, DC supply variation		1		LSB/V
	Offset channel match	Match between any two inputs		3		LSB
	Gain error ⁽³⁾	FSR = ±2.048 V, T _A = 25°C		0.01%	0.15%	
	Gain drift over temperature ⁽³⁾	FSR = ±0.256 V		7		ppm/°C
		FSR = ±2.048 V		5	40	
		FSR = ±6.144 V ⁽¹⁾		5		
	Long-term gain drift ⁽³⁾	FSR = ±2.048 V, T _A = 125°C, 1000 hrs		±0.05		%
	Gain power-supply rejection			80		ppm/V
	Gain match ⁽³⁾	Match between any two gains		0.02%	0.1%	
	Gain channel match	Match between any two inputs		0.05%	0.1%	
CMRR	Common-mode rejection ratio	At DC, FSR = ±0.256 V		105		dB
		At DC, FSR = ±2.048 V		100		
		At DC, FSR = ±6.144 V ⁽¹⁾		90		
		f _{CM} = 60 Hz, DR = 8 SPS		105		
		f _{CM} = 50 Hz, DR = 8 SPS		105		
DIGITAL INPUT/OUTPUT						
V _{IH}	High-level input voltage		0.7 V _{DD}		5.5	V
V _{IL}	Low-level input voltage		GND		0.3 V _{DD}	V
V _{OL}	Low-level output voltage	I _{OL} = 3 mA	GND	0.15	0.4	V
	Input leakage current	GND < V _{DIG} < V _{DD}	–10		10	μA

6.5 Electrical Characteristics (continued)

at VDD = 3.3 V, data rate = 8 SPS, and full-scale input voltage range (FSR) = ±2.048 V (unless otherwise noted); maximum and minimum specifications apply from TA = -40°C to +125°C; typical specifications are at TA = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
POWER-SUPPLY						
I _{VDD}	Supply current	Power-down	TA = 25°C	0.5	2	μA
					5	
		Operating	TA = 25°C	150	200	
P _D	Power dissipation	VDD = 5.0 V	0.9		mW	
		VDD = 3.3 V	0.5			
		VDD = 2.0 V	0.3			

- (1) This parameter expresses the full-scale range of the ADC scaling. No more than VDD + 0.3 V must be applied to the analog inputs of the device. See 表 8-1 for more information.
- (2) Best-fit INL; covers 99% of full-scale.
- (3) Includes all errors from onboard PGA and voltage reference.

6.6 Timing Requirements: I²C

over operating ambient temperature range and VDD = 2.0 V to 5.5 V (unless otherwise noted)

		FAST MODE		HIGH-SPEED MODE		UNIT
		MIN	MAX	MIN	MAX	
f _{SCL}	SCL clock frequency	0.01	0.4	0.01	3.4	MHz
t _{BUF}	Bus free time between START and STOP condition	600		160		ns
t _{HDSTA}	Hold time after repeated START condition. After this period, the first clock is generated.	600		160		ns
t _{SUSTA}	Setup time for a repeated START condition	600		160		ns
t _{SUSTO}	Setup time for STOP condition	600		160		ns
t _{HDDAT}	Data hold time	0		0		ns
t _{SUDAT}	Data setup time	100		10		ns
t _{LOW}	Low period of the SCL clock pin	1300		160		ns
t _{HIGH}	High period for the SCL clock pin	600		60		ns
t _F	Rise time for both SDA and SCL signals ⁽¹⁾		300		160	ns
t _R	Fall time for both SDA and SCL signals ⁽¹⁾		300		160	ns

- (1) For high-speed mode maximum values, the capacitive load on the bus line must not exceed 400 pF.

6.7 Timing Diagram






图 6-1. I²C Interface Timing

6.8 Typical Characteristics


at $T_A = 25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, $\text{FSR} = \pm 2.048\text{ V}$, $\text{DR} = 8\text{ SPS}$ (unless otherwise noted)




6-2. Operating Current vs Temperature




6-3. Power-Down Current vs Temperature




6-4. Single-Ended Offset Error vs Temperature



6-5. Differential Offset vs Temperature




6-6. Gain Error vs Temperature




6-7. Gain Error vs Supply Voltage

6.8 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, $\text{FSR} = \pm 2.048\text{ V}$, $\text{DR} = 8\text{ SPS}$ (unless otherwise noted)




6-8. INL vs Supply Voltage




$V_{DD} = 3.3\text{ V}$, $\text{FSR} = \pm 2.048\text{ V}$, $\text{DR} = 8\text{ SPS}$, best fit

6-9. INL vs Input Signal




$V_{DD} = 3.3\text{ V}$, $\text{FSR} = \pm 0.512\text{ V}$, $\text{DR} = 8\text{ SPS}$, best fit

6-10. INL vs Input Signal




$V_{DD} = 5\text{ V}$, $\text{FSR} = \pm 2.048\text{ V}$, $\text{DR} = 8\text{ SPS}$, best fit

6-11. INL vs Input Signal



$V_{DD} = 5\text{ V}$, $\text{FSR} = \pm 0.512\text{ V}$, $\text{DR} = 8\text{ SPS}$, best fit


6-12. INL vs Input Signal




6-13. INL vs Temperature

6.8 Typical Characteristics (continued)


at $T_A = 25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, $\text{FSR} = \pm 2.048\text{ V}$, $\text{DR} = 8\text{ SPS}$ (unless otherwise noted)




6-14. Noise vs Input Signal




6-15. Noise vs Supply Voltage




6-16. Noise vs Temperature



6-17. Gain Error Histogram




6-18. Offset Histogram




6-19. Total Error vs Input Signal

6.8 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, $\text{FSR} = \pm 2.048\text{ V}$, $\text{DR} = 8\text{ SPS}$ (unless otherwise noted)



6-20. Data Rate vs Temperature



6-21. Digital Filter Frequency Response
DR = 8 SPS

7 Parameter Measurement Information

7.1 Noise Performance

Delta-sigma ($\Delta\Sigma$) analog-to-digital converters (ADCs) are based on the principle of oversampling. The input signal of a $\Delta\Sigma$ ADC is sampled at a high frequency (modulator frequency) and subsequently filtered and decimated in the digital domain to yield a conversion result at the respective output data rate. The ratio between modulator frequency and output data rate is called *oversampling ratio* (OSR). By increasing the OSR, and thus reducing the output data rate, the noise performance of the ADC can be optimized. In other words, the input-referred noise drops when reducing the output data rate because more samples of the internal modulator are averaged to yield one conversion result. Increasing the gain also reduces the input-referred noise, which is particularly useful when measuring low-level signals.

表 7-1 和 表 7-2 summarize the ADS111x-Q1 noise performance. Data are representative of typical noise performance at $T_A = 25^\circ\text{C}$ with the inputs shorted together externally. 表 7-1 shows the input-referred noise in units of μV_{RMS} for the conditions shown. The μV_{PP} values are shown in parenthesis. 表 7-2 shows the effective resolution calculated from μV_{RMS} values using 式 1. The noise-free resolution calculated from peak-to-peak noise values using 式 2 are shown in parenthesis.

$$\text{Effective Resolution} = \ln(\text{FSR} / V_{\text{RMS-Noise}}) / \ln(2) \quad (1)$$

$$\text{Noise-Free Resolution} = \ln(\text{FSR} / V_{\text{PP-Noise}}) / \ln(2) \quad (2)$$

表 7-1. Noise in μV_{RMS} (μV_{PP}) at VDD = 3.3 V

DATA RATE (SPS)	FSR (Full-Scale Range)					
	$\pm 6.144 \text{ V}$	$\pm 4.096 \text{ V}$	$\pm 2.048 \text{ V}$	$\pm 1.024 \text{ V}$	$\pm 0.512 \text{ V}$	$\pm 0.256 \text{ V}$
8	187.5 (187.5)	125 (125)	62.5 (62.5)	31.25 (31.25)	15.62 (15.62)	7.81 (7.81)
16	187.5 (187.5)	125 (125)	62.5 (62.5)	31.25 (31.25)	15.62 (15.62)	7.81 (7.81)
32	187.5 (187.5)	125 (125)	62.5 (62.5)	31.25 (31.25)	15.62 (15.62)	7.81 (7.81)
64	187.5 (187.5)	125 (125)	62.5 (62.5)	31.25 (31.25)	15.62 (15.62)	7.81 (7.81)
128	187.5 (187.5)	125 (125)	62.5 (62.5)	31.25 (31.25)	15.62 (15.62)	7.81 (12.35)
250	187.5 (252.09)	125 (148.28)	62.5 (84.03)	31.25 (39.54)	15.62 (16.06)	7.81 (18.53)
475	187.5 (266.92)	125 (227.38)	62.5 (79.08)	31.25 (56.84)	15.62 (32.13)	7.81 (25.95)
860	187.5 (430.06)	125 (266.93)	62.5 (118.63)	31.25 (64.26)	15.62 (40.78)	7.81 (35.83)

表 7-2. Effective Resolution from RMS Noise (Noise-Free Resolution from Peak-to-Peak Noise) at VDD = 3.3 V

DATA RATE (SPS)	FSR (Full-Scale Range)					
	$\pm 6.144 \text{ V}$	$\pm 4.096 \text{ V}$	$\pm 2.048 \text{ V}$	$\pm 1.024 \text{ V}$	$\pm 0.512 \text{ V}$	$\pm 0.256 \text{ V}$
8	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)
16	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)
32	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)
64	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)
128	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (15.33)
250	16 (15.57)	16 (15.75)	16 (15.57)	16 (15.66)	16 (15.96)	16 (14.75)
475	16 (15.49)	16 (15.13)	16 (15.66)	16 (15.13)	16 (14.95)	16 (14.26)
860	16 (14.8)	16 (14.9)	16 (15.07)	16 (14.95)	16 (14.61)	16 (13.8)

8 Detailed Description

8.1 Overview

The ADS111x-Q1 are very small, low-power, 16-bit, delta-sigma ($\Delta\Sigma$) analog-to-digital converters (ADCs). The ADS111x-Q1 consist of a $\Delta\Sigma$ ADC core with an internal voltage reference, a clock oscillator, and an I²C interface. The ADS1114-Q1 and ADS1115-Q1 also integrate a programmable gain amplifier (PGA) and a programmable digital comparator. [Figure 8-1](#), [Figure 8-2](#), and [Figure 8-3](#) show the functional block diagrams of the ADS1115-Q1, ADS1114-Q1, and ADS1113-Q1, respectively.

The ADS111x-Q1 ADC core measures a differential signal, V_{IN} , that is the difference of $V_{(AINP)}$ and $V_{(AINN)}$. The converter core consists of a differential, switched-capacitor $\Delta\Sigma$ modulator followed by a digital filter. This architecture results in a very strong attenuation of any common-mode signals. Input signals are compared to the internal voltage reference. The digital filter receives a high-speed bitstream from the modulator and outputs a code proportional to the input voltage.

The ADS111x-Q1 have two available conversion modes: single-shot and continuous-conversion. In single-shot mode, the ADC performs one conversion of the input signal upon request, stores the conversion value to an internal conversion register, and then enters a power-down state. This mode is intended to provide significant power savings in systems that only require periodic conversions or when there are long idle periods between conversions. In continuous-conversion mode, the ADC automatically begins a conversion of the input signal as soon as the previous conversion is completed. The rate of continuous conversion is equal to the programmed data rate. Data can be read at any time and always reflect the most recent completed conversion.

8.2 Functional Block Diagrams




Figure 8-1. ADS1115-Q1 Block Diagram




Figure 8-2. ADS1114-Q1 Block Diagram




Figure 8-3. ADS1113-Q1 Block Diagram

8.3 Feature Description

8.3.1 Multiplexer

The ADS1115-Q1 contains an input multiplexer (MUX), as shown in [Figure 8-4](#). Either four single-ended or two differential signals can be measured. Additionally, AIN0 and AIN1 can be measured differentially to AIN3. The multiplexer is configured by bits MUX[2:0] in the [Config register](#). When single-ended signals are measured, the negative input of the ADC is internally connected to GND by a switch within the multiplexer.




Figure 8-4. Input Multiplexer




The ADS1113-Q1 and ADS1114-Q1 do not have an input multiplexer and can measure either one differential signal or one single-ended signal. For single-ended measurements, connect the AIN1 pin to GND externally. In subsequent sections of this data sheet, AIN_p refers to AIN0 and AIN_n refers to AIN1 for the ADS1113-Q1 and ADS1114-Q1.


Electrostatic discharge (ESD) diodes connected to VDD and GND protect the ADS111x-Q1 analog inputs. Keep the absolute voltage of any input within the range shown in [Equation 3](#) to prevent the ESD diodes from turning on.

$$GND - 0.3 \text{ V} < V_{(AINX)} < VDD + 0.3 \text{ V} \quad (3)$$


If the voltages on the input pins can potentially violate these conditions, use external Schottky diodes and series resistors to limit the input current to safe values (see the [Absolute Maximum Ratings](#) table). Overdriving an input on the ADS1115-Q1 can affect conversions taking place on other inputs. If overdriving an input is possible, clamp the signal with external Schottky diodes.


8.3.2 Analog Inputs


The ADS111x-Q1 use a switched-capacitor input stage where capacitors are continuously charged and then discharged to measure the voltage between AIN_P and AIN_N. The frequency at which the input signal is sampled is called the sampling frequency or the modulator frequency (f_{MOD}). The ADS111x-Q1 has a 1-MHz internal oscillator that is further divided by a factor of 4 to generate f_{MOD} at 250 kHz. The capacitors used in this input stage are small, and to external circuitry, the average loading appears resistive.  shows this structure. The capacitor values set the resistance and switching rate.  shows the timing for the switches in . During the sampling phase, switches S₁ are closed. This event charges C_{A1} to V_(AINP), C_{A2} to V_(AINN), and C_B to (V_(AINP) – V_(AINN)). During the discharge phase, S₁ is first opened and then S₂ is closed. Both C_{A1} and C_{A2} then discharge to approximately 0.7 V and C_B discharges to 0 V. This charging draws a very small transient current from the source driving the ADS111x-Q1 analog inputs. The average value of this current can be used to calculate the effective impedance (Z_{eff}), where $Z_{eff} = V_{IN} / I_{AVERAGE}$.










The common-mode input impedance is measured by applying a common-mode signal to the shorted AIN_P and AIN_N inputs and measuring the average current consumed by each pin. The common-mode input impedance changes depending on the full-scale range, but is approximately 6 MΩ for the default full-scale range. In , the common-mode input impedance is Z_{CM}.

The differential input impedance is measured by applying a differential signal to AIN_P and AIN_N inputs where one input is held at 0.7 V. The current that flows through the pin connected to 0.7 V is the differential current and scales with the full-scale range. In , the differential input impedance is Z_{DIFF}.

Make sure to consider the typical value of the input impedance. Unless the input source has a low impedance, the ADS111x-Q1 input impedance can affect the measurement accuracy. For sources with high-output impedance, buffering can be necessary. Active buffers introduce noise, and also introduce offset and gain errors. Consider all of these factors in high-accuracy applications.

The clock oscillator frequency drifts slightly with temperature; therefore, the input impedances also drift. For most applications, this input impedance drift is negligible, and can be ignored.

8.3.3 Full-Scale Range (FSR) and LSB Size

A programmable gain amplifier (PGA) is implemented before the $\Delta\Sigma$ ADC of the ADS1114-Q1 and ADS1115-Q1. The full-scale range is configured by bits PGA[2:0] in the [Config register](#) and can be set to ± 6.144 V, ± 4.096 V, ± 2.048 V, ± 1.024 V, ± 0.512 V, ± 0.256 V. [表 8-1](#) shows the FSR together with the corresponding LSB size. [式 4](#) shows how to calculate the LSB size from the selected full-scale range.

$$\text{LSB} = \text{FSR} / 2^{16} \quad (4)$$

表 8-1. Full-Scale Range and Corresponding LSB Size

FSR	LSB SIZE
± 6.144 V ⁽¹⁾	187.5 μ V
± 4.096 V ⁽¹⁾	125 μ V
± 2.048 V	62.5 μ V
± 1.024 V	31.25 μ V
± 0.512 V	15.625 μ V
± 0.256 V	7.8125 μ V

(1) This parameter expresses the full-scale range of the ADC scaling. Do not apply more than VDD + 0.3 V to the analog inputs of the device.

The FSR of the ADS1113-Q1 is fixed at ± 2.048 V.

Analog input voltages must never exceed the analog input voltage limits given in the [Absolute Maximum Ratings](#). If a VDD supply voltage greater than 4 V is used, the ± 6.144 V full-scale range allows input voltages to extend up to the supply. Although in this case (or whenever the supply voltage is less than the full-scale range; for example, VDD = 3.3 V and full-scale range = ± 4.096 V), a full-scale ADC output code cannot be obtained. For example, with VDD = 3.3 V and FSR = ± 4.096 V, only signals up to $V_{IN} = \pm 3.3$ V can be measured. The code range that represents voltages $|V_{IN}| > 3.3$ V is not used in this case.

8.3.4 Voltage Reference

The ADS111x-Q1 have an integrated voltage reference. An external reference cannot be used with these devices.

The ADS111x-Q1 does not use a traditional band-gap reference to generate the internal voltage reference. For that reason, the reference does not have an actual specified voltage value. Instead of using the reference voltage value and the gain setting to derive the full-scale range of the ADC, use the FSR values provided in [表 8-1](#) directly.

Errors associated with the initial voltage reference accuracy and the reference drift with temperature are included in the gain error and gain drift specifications in the [Electrical Characteristics](#) table.

8.3.5 Oscillator

The ADS111x-Q1 have an integrated oscillator running at 1 MHz. No external clock can be applied to operate these devices. The internal oscillator drifts over temperature and time. The output data rate scales proportionally with the oscillator frequency.

8.3.6 Output Data Rate and Conversion Time

The ADS111x-Q1 offer programmable output data rates. Use the DR[2:0] bits in the [Config register](#) to select output data rates of 8 SPS, 16 SPS, 32 SPS, 64 SPS, 128 SPS, 250 SPS, 475 SPS, or 860 SPS.

Conversions in the ADS111x-Q1 settle within a single cycle; thus, the conversion time is equal to 1 / DR.

8.3.7 Digital Comparator (ADS1114-Q1 and ADS1115-Q1 Only)

The ADS1115-Q1 and ADS1114-Q1 feature a programmable digital comparator that can issue an alert on the ALERT/RDY pin. The COMP_MODE bit in the [Config register](#) configures the comparator as either a traditional comparator or a window comparator. In traditional comparator mode, the ALERT/RDY pin asserts (active low by default) when conversion data exceeds the limit set in the high-threshold register (Hi_thresh). The comparator then deasserts only when the conversion data falls below the limit set in the low-threshold register (Lo_thresh). In window comparator mode, the ALERT/RDY pin asserts when the conversion data exceed the Hi_thresh register or fall below the Lo_thresh register value.

In either window or traditional comparator mode, the comparator can be configured to latch after being asserted by the COMP_LAT bit in the Config register. This setting causes the assertion to remain even if the input signal is not beyond the bounds of the threshold registers. This latched assertion can only be cleared by issuing an SMBus alert response or by reading the [Conversion register](#). The ALERT/RDY pin can be configured as active high or active low by the COMP_POL bit in the Config register. Operational diagrams for both the comparator modes are shown in [Figure 8-7](#).

The comparator can also be configured to activate the ALERT/RDY pin only after a set number of successive readings exceed the threshold values set in the threshold registers (Hi_thresh and Lo_thresh). The COMP_QUE[1:0] bits in the Config register configures the comparator to wait for one, two, or four readings beyond the threshold before activating the ALERT/RDY pin. The COMP_QUE[1:0] bits can also disable the comparator function, and put the ALERT/RDY pin into a high state.




Figure 8-7. ALERT Pin Timing Diagram

8.3.8 Conversion Ready Pin (ADS1114-Q1 and ADS1115-Q1 Only)

The ALERT/RDY pin can also be configured as a conversion ready pin. Set the most-significant bit of the Hi_thresh register to 1b and the most-significant bit of Lo_thresh register to 0b to enable the pin as a conversion ready pin. The COMP_POL bit continues to function as expected. Set the COMP_QUE[1:0] bits to any 2-bit value other than 11b to keep the ALERT/RDY pin enabled, and allow the conversion ready signal to appear at the ALERT/RDY pin output. The COMP_MODE and COMP_LAT bits no longer control any function. When configured as a conversion ready pin, ALERT/RDY continues to require a pullup resistor. The ADS111x-Q1 provide an approximately 8- μ s conversion ready pulse on the ALERT/RDY pin at the end of each conversion in continuous-conversion mode, as shown in [図 8-8](#). In single-shot mode, the ALERT/RDY pin asserts low at the end of a conversion if the COMP_POL bit is set to 0b.




図 8-8. Conversion Ready Pulse in Continuous-Conversion Mode

8.3.9 SMBus のアラート応答

ラッチ・コンパレータ・モード (COMP_LAT = 1b) では、コンパレータが上限または下限スレッシュホールド値を超える変換を検出すると、ALERT / RDY ピンがアサートされます。このアサートはラッチされ、変換データの読み取り、または SMBus のアラート応答を成功させて、デバイスの I²C アドレスのアサートを読み出すことによるのみクリアできます。クリア後に変換データが上限または下限スレッシュホールド値を超えると、このピンが再アサートされます。このアサートは、すでに進行中の変換には影響しません。ALERT / RDY ピンはオープン・ドレイン出力です。このアーキテクチャにより、複数のデバイスが同じインターフェイス・バスを共有できます。無効の場合、ピンは High 状態を保持し、同じバス・ライン上の他のデバイスと干渉しません。

ALERT / RDY ピンがラッチされたことをコントローラが検出すると、コントローラは I²C バスに SMBus ALERT コマンド (00011001b) を発行します。ALERT / RDY ピンがアサートされた I²C バス上の ADS1114-Q1 および ADS1115-Q1 データ・コンバータは、ターゲット・アドレスを使用してコマンドに応答します。I²C バス上の複数の ADS111x-Q1 が、ラッチされた ALERT / RDY ピンをアサートする場合、SMBus アラートのアドレス応答部分で調停が行われ、どのデバイスがアサートをクリアするかが決定されます。I²C アドレスが最も低いデバイスは、常に調停に勝利します。デバイスが調停に負けた場合、そのデバイスはコンパレータ出力ピンのアサートをクリアしません。その後、すべてのデバイスがそれぞれのアサートをクリアするまで、コントローラは SMBus アラート応答を繰り返します。ウィンドウ・コンパレータ・モードでは、SMBus のアラート・ステータス・ビットは信号が High スレッシュホールドを超えた場合は 1b、信号が Low スレッシュホールドを超えた場合は 0b を示します。

8.4 Device Functional Modes

8.4.1 Reset and Power-Up

The ADS111x-Q1 reset on power-up and set all the bits in the [Config register](#) to the respective default settings. The ADS111x-Q1 enter a power-down state after completion of the reset process. The device interface and digital blocks are active, but no data conversions are performed. The initial power-down state of the ADS111x-Q1 relieves systems with tight power-supply requirements from encountering a surge during power-up.

The ADS111x-Q1 respond to the I²C general-call reset commands. When the ADS111x-Q1 receive a general call reset command (06h), an internal reset is performed as if the device is powered-up.

8.4.2 Operating Modes

The ADS111x-Q1 operate in one of two modes: continuous-conversion or single-shot. The MODE bit in the Config register selects the respective operating mode.

8.4.2.1 Single-Shot Mode

When the MODE bit in the Config register is set to 1b, the ADS111x-Q1 enter a power-down state, and operate in single-shot mode. This power-down state is the default state for the ADS111x-Q1 when power is first applied. Although powered down, the devices still respond to commands. The ADS111x-Q1 remain in this power-down state until a 1b is written to the operational status (OS) bit in the Config register. When the OS bit is asserted, the device powers up in approximately 25 μ s, resets the OS bit to 0b, and starts a single conversion. When conversion data are ready for retrieval, the device powers down again. Writing a 1b to the OS bit while a conversion is ongoing has no effect. To switch to continuous-conversion mode, write a 0b to the MODE bit in the Config register.

8.4.2.2 Continuous-Conversion Mode

In continuous-conversion mode (MODE bit set to 0b), the ADS111x-Q1 perform conversions continuously. When a conversion is complete, the ADS111x-Q1 place the result in the [Conversion register](#) and immediately begin another conversion. When writing new configuration settings, the currently ongoing conversion completes with the previous configuration settings. Thereafter, continuous conversions with the new configuration settings start. To switch to single-shot conversion mode, write a 1b to the MODE bit in the configuration register or reset the device.

8.4.3 Duty Cycling For Low Power

The noise performance of a $\Delta\Sigma$ ADC generally improves when lowering the output data rate because more samples of the internal modulator are averaged to yield one conversion result. In applications where power consumption is critical, the improved noise performance at low data rates is not always required. For these applications, the ADS111x-Q1 support duty cycling that yield significant power savings by periodically requesting high data rate readings at an effectively lower data rate. For example, an ADS111x-Q1 in power-down state with a data rate set to 860 SPS can be operated by a microcontroller that instructs a single-shot conversion every 125 ms (8 SPS). A conversion at 860 SPS only requires approximately 1.2 ms, so the ADS111x-Q1 enter power-down state for the remaining 123.8 ms. In this configuration, the ADS111x-Q1 consume approximately 1/100th the power that is otherwise consumed in continuous-conversion mode. The duty cycling rate is completely arbitrary and is defined by the controller. The ADS111x-Q1 offer lower data rates that do not implement duty cycling and also offer improved noise performance if required.

8.5 Programming

8.5.1 I²C Interface

The ADS111x-Q1 communicate through an I²C interface. I²C is a two-wire open-drain interface that supports multiple devices and controllers on a single bus. Devices on the I²C bus only drive the bus lines low by connecting them to ground; the devices never drive the bus lines high. Instead, the bus wires are pulled high by pullup resistors, so the bus wires are always high when no device is driving them low. As a result of this configuration, two devices cannot conflict. If two devices drive the bus simultaneously, there is no driver contention.

Communication on the I²C bus always takes place between two devices, one acting as the controller and the other as the target. Both the controller and target can read and write, but the target can only do so under the direction of the controller. Some I²C devices can act as a controller or target, but the ADS111x-Q1 can only act as a target device.

An I²C bus consists of two lines: SDA and SCL. SDA carries data; SCL provides the clock. All data are transmitted across the I²C bus in groups of eight bits. To send a bit on the I²C bus, drive the SDA line to the appropriate level while SCL is low (a low on SDA indicates the bit is zero; a high indicates the bit is one). After the SDA line settles, the SCL line is brought high, then low. This pulse on SCL clocks the SDA bit into the receiver shift register. If the I²C bus is held idle for more than 25 ms, the bus times out.

The I²C bus is bidirectional; that is, the SDA line is used for both transmitting and receiving data. When the controller reads from a target, the target drives the data line; when the controller writes to a target, the controller drives the data line. The controller always drives the clock line. The ADS111x-Q1 cannot act as a controller, and therefore can never drive SCL.

Most of the time the bus is idle; no communication occurs, and both lines are high. When communication takes place, the bus is active. Only a controller device can start a communication and initiate a START condition on the bus. Normally, the data line is only allowed to change state when the clock line is low. If the data line changes state when the clock line is high, this change is either a START condition or a STOP condition. A START condition occurs when the clock line is high, and the data line goes from high to low. A STOP condition occurs when the clock line is high, and the data line goes from low to high.

After the controller issues a START condition, the controller sends a byte that indicates which target device to communicate with. This byte is called the *address byte*. Each device on an I²C bus has a unique 7-bit address that the device responds to. The controller sends an address in the address byte, together with a bit that indicates whether the controller wishes to read from or write to the target device.

Every byte (address and data) transmitted on the I²C bus is acknowledged with an *acknowledge* bit. When the controller finishes sending a byte (eight data bits) to a target, the controller stops driving SDA and waits for the target to acknowledge the byte. The target acknowledges the byte by pulling SDA low. The controller then sends a clock pulse to clock the acknowledge bit. Similarly, when the controller completes reading a byte, the controller pulls SDA low to acknowledge this completion to the target. The controller then sends a clock pulse to clock the bit. The controller always drives the clock line.

If a device is not present on the bus, and the controller attempts to address the device, the controller receives a *not-acknowledge* because no device is present at that address to pull the line low. A not-acknowledge is performed by simply leaving SDA high during an acknowledge cycle.

When the controller has finished communicating with a target, the controller can issue a STOP condition. When a STOP condition is issued, the bus becomes idle again. The controller can also issue another START condition. When a START condition is issued while the bus is active, this condition is called a repeated start condition.

The [Timing Requirements](#) section shows a timing diagram for the ADS111x-Q1 I²C communication.

8.5.1.1 I²C Address Selection

The ADS111x-Q1 have one address pin, ADDR, that configures the I²C address of the device. This pin can be connected to GND, VDD, SDA, or SCL, allowing for four different addresses to be selected with one pin, as shown in 表 8-2. The state of address pin ADDR is sampled continuously. Use the GND, VDD and SCL addresses first. If SDA is used as the device address, hold the SDA line low for at least 100 ns after the SCL line goes low to make sure the device decodes the address correctly during I²C communication.

表 8-2. ADDR Pin Connection and Corresponding Target Address

ADDR PIN CONNECTION	TARGET ADDRESS
GND	1001000b
VDD	1001001b
SDA	1001010b
SCL	1001011b

8.5.1.2 I²C General Call

The ADS111x-Q1 respond to the I²C general call address (0000000b) if the eighth bit is 0b. The devices acknowledge the general call address and respond to commands in the second byte. If the second byte is 00000110b (06h), the ADS111x-Q1 reset the internal registers and enter a power-down state.

8.5.1.3 I²C Speed Modes

The I²C bus operates at one of three speeds. Standard mode allows a clock frequency of up to 100 kHz; fast mode permits a clock frequency of up to 400 kHz; and high-speed mode (also called Hs mode) allows a clock frequency of up to 3.4 MHz. The ADS111x-Q1 are fully compatible with all three modes.

No special action is required to use the ADS111x-Q1 in standard or fast mode, but high-speed mode must be activated. To activate high-speed mode, send a special address byte of *00001xxx*b following the START condition, where *xxx* are bits unique to the Hs-capable controller. This byte is called the Hs controller code, and is different from normal address bytes; the eighth bit does not indicate read/write status. The ADS111x-Q1 do not acknowledge this byte; the I²C specification prohibits acknowledgment of the Hs controller code. Upon receiving a controller code, the ADS111x-Q1 switch on Hs mode filters, and communicate at up to 3.4 MHz. The ADS111x-Q1 switch out of Hs mode with the next STOP condition.

For more information on high-speed mode, consult the I²C specification.

8.5.2 Target Mode Operations

The ADS111x-Q1 act as target receivers or target transmitters. The ADS111x-Q1 cannot drive the SCL line as target devices.

8.5.2.1 Receive Mode

In target receive mode, the first byte transmitted from the controller to the target consists of the 7-bit device address followed by a low R/ \overline{W} bit. The next byte transmitted by the controller is the [Address Pointer register](#). The ADS111x-Q1 then acknowledge receipt of the Address Pointer register byte. The next two bytes are written to the address given by the register address pointer bits, P[1:0]. The ADS111x-Q1 acknowledge each byte sent. Register bytes are sent with the most significant byte first, followed by the least significant byte.


8.5.2.2 Transmit Mode

In target transmit mode, the first byte transmitted by the controller is the 7-bit target address followed by the high R/ \overline{W} bit. This byte places the target into transmit mode and indicates that the ADS111x-Q1 are being read from. The next byte transmitted by the target is the most significant byte of the register that is indicated by the register address pointer bits, P[1:0]. This byte is followed by an acknowledgment from the controller. The remaining least significant byte is then sent by the target and is followed by an acknowledgment from the controller. The controller can terminate transmission after any byte by not acknowledging or issuing a START or STOP condition.

8.5.3 Writing To and Reading From the Registers


To access a specific register from the ADS111x-Q1, the controller must first write an appropriate value to register address pointer bits P[1:0] in the [Address Pointer register](#). The Address Pointer register is written to directly after the target address byte, low R/W bit, and a successful target acknowledgment. After the Address Pointer register is written, the target acknowledges, and the controller issues a STOP or a repeated START condition.

When reading from the ADS111x-Q1, the previous value written to bits P[1:0] determines the register that is read. To change which register is read, a new value must be written to P[1:0]. To write a new value to P[1:0], the controller issues a target address byte with the R/W bit low, followed by the Address Pointer register byte. No additional data has to be transmitted, and a STOP condition can be issued by the controller. The controller can now issue a START condition and send the target address byte with the R/W bit high to begin the read. [Figure 8-9](#) details this sequence. If repeated reads from the same register are desired, there is no need to continually send the Address Pointer register, because the ADS111x-Q1 store the value of P[1:0] until modified by a write operation. However, for every write operation, the Address Pointer register must be written with the appropriate values.




- A. The values of A0 and A1 are determined by the ADDR pin.
- B. The controller can leave SDA high to terminate a single-byte read operation.
- C. The controller can leave SDA high to terminate a two-byte read operation.

Figure 8-9. Timing Diagram for Reading From the ADS111x-Q1



A. The values of A0 and A1 are determined by the ADDR pin.

8-10. Timing Diagram for Writing to the ADS111x-Q1



A. The values of A0 and A1 are determined by the ADDR pin.

8-11. Timing Diagram for SMBus Alert Response

8.5.4 Data Format

The ADS111x-Q1 provide 16 bits of data in binary 2's-complement format. A positive full-scale (+FS) input produces an output code of 7FFFh and a negative full-scale (–FS) input produces an output code of 8000h. The output clips at these codes for signals that exceed full-scale. 表 8-3 summarizes the ideal output codes for different input signals. 图 8-12 shows code transitions versus input voltage.

表 8-3. Input Signal Versus Ideal Output Code

INPUT SIGNAL $V_{IN} = (V_{AINP} - V_{AINN})$	IDEAL OUTPUT CODE ⁽¹⁾ (1)
$\geq +FS (2^{15} - 1)/2^{15}$	7FFFh
$+FS/2^{15}$	0001h
0	0000h
$-FS/2^{15}$	FFFFh
$\leq -FS$	8000h

(1) Excludes the effects of noise, INL, offset, and gain errors.




图 8-12. Code Transition Diagram

注

Single-ended signal measurements, where $V_{AINN} = 0$ V and $V_{AINP} = 0$ V to +FS, only use the positive code range from 0000h to 7FFFh. However, because of device offset, the ADS111x-Q1 can still output negative codes in case V_{AINP} is close to 0 V.

8.6 Register Map

The ADS111x-Q1 have four registers that are accessible through the I²C interface using the [Address Pointer register](#). The [Conversion register](#) contains the result of the last conversion. The [Config register](#) is used to change the ADS111x-Q1 operating modes and query the status of the device. The other two registers, Lo_thresh and Hi_thresh, set the threshold values used for the comparator function, and are not available in the ADS1113-Q1.

8.6.1 Address Pointer Register (address = N/A) [reset = N/A]

All four registers are accessed by writing to the Address Pointer register; see [Figure 8-9](#).

Figure 8-13. Address Pointer Register

7	6	5	4	3	2	1	0
RESERVED						P[1:0]	
W-000000b						W-00b	

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

Table 8-4. Address Pointer Register Field Descriptions

Bit	Field	Type	Reset	Description
7:2	Reserved	W	000000b	Always write 000000b
1:0	P[1:0]	W	00b	Register address pointer 00b : Conversion register 01b : Config register 10b : Lo_thresh register 11b : Hi_thresh register

8.6.2 Conversion Register (P[1:0] = 00b) [reset = 0000h]

The 16-bit Conversion register contains the result of the last conversion in binary 2's-complement format. Following power-up, the Conversion register is cleared to 0000h, and remains 0000h until the first conversion completes.

Figure 8-14. Conversion Register

15	14	13	12	11	10	9	8
D[15:8]							
R-00h							
7	6	5	4	3	2	1	0
D[7:0]							
R-00h							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-5. Conversion Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	D[15:0]	R	0000h	16-bit conversion result

8.6.3 Config Register (P[1:0] = 01b) [reset = 8583h]

The 16-bit Config register is used to control the operating mode, input selection, data rate, full-scale range, and comparator modes.

8-15. Config Register - ADS1113-Q1

15	14	13	12	11	10	9	8	
OS	RESERVED						MODE	
R/W-1b		R/W-000010b						R/W-1b
7	6	5	4	3	2	1	0	
DR[2:0]			RESERVED					
R/W-100b				R/W-00011b				

8-16. Config Register - ADS1114-Q1

15	14	13	12	11	10	9	8
OS	RESERVED				PGA[2:0]		MODE
R/W-1b		R/W-000b			R/W-010b		R/W-1b
7	6	5	4	3	2	1	0
DR[2:0]			COMP_MODE	COMP_POL	COMP_LAT	COMP_QUE[1:0]	
R/W-100b			R/W-0b	R/W-0b	R/W-0b	R/W-11b	

8-17. Config Register - ADS1115-Q1

15	14	13	12	11	10	9	8
OS	MUX[2:0]				PGA[2:0]		MODE
R/W-1b		R/W-000b			R/W-010b		R/W-1b
7	6	5	4	3	2	1	0
DR[2:0]			COMP_MODE	COMP_POL	COMP_LAT	COMP_QUE[1:0]	
R/W-100b			R/W-0b	R/W-0b	R/W-0b	R/W-11b	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8-6. Config Register Field Descriptions

Bit	Field	Type	Reset	Description
15	OS	R/W	1b	<p>Operational status or single-shot conversion start This bit determines the operational status of the device. OS can only be written when in power-down state and has no effect when a conversion is ongoing. When writing: 0b : No effect 1b : Start a single conversion (when in power-down state) When reading: 0b : Device is currently performing a conversion 1b : Device is not currently performing a conversion</p>
14:12	MUX[2:0]	R/W	000b	<p>Input multiplexer configuration (ADS1115-Q1 only) These bits configure the input multiplexer. <i>These bits serve no function on the ADS1113-Q1 and ADS1114-Q1. ADS1113-Q1 and ADS1114-Q1 always use inputs $AIN_P = AIN_0$ and $AIN_N = AIN_1$.</i> 000b : $AIN_P = AIN_0$ and $AIN_N = AIN_1$ (default) 001b : $AIN_P = AIN_0$ and $AIN_N = AIN_3$ 010b : $AIN_P = AIN_1$ and $AIN_N = AIN_3$ 011b : $AIN_P = AIN_2$ and $AIN_N = AIN_3$ 100b : $AIN_P = AIN_0$ and $AIN_N = GND$ 101b : $AIN_P = AIN_1$ and $AIN_N = GND$ 110b : $AIN_P = AIN_2$ and $AIN_N = GND$ 111b : $AIN_P = AIN_3$ and $AIN_N = GND$</p>

表 8-6. Config Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
11:9	PGA[2:0]	R/W	010b	<p>Programmable gain amplifier configuration These bits set the FSR of the programmable gain amplifier. <i>These bits serve no function on the ADS1113-Q1. ADS1113-Q1 always uses FSR = ±2.048 V.</i> 000b : FSR = ±6.144 V⁽¹⁾ 001b : FSR = ±4.096 V⁽¹⁾ 010b : FSR = ±2.048 V (default) 011b : FSR = ±1.024 V 100b : FSR = ±0.512 V 101b : FSR = ±0.256 V 110b : FSR = ±0.256 V 111b : FSR = ±0.256 V</p>
8	MODE	R/W	1b	<p>Device operating mode This bit controls the operating mode. 0b : Continuous-conversion mode 1b : Single-shot mode or power-down state (default)</p>
7:5	DR[2:0]	R/W	100b	<p>Data rate These bits control the data rate setting. 000b : 8 SPS 001b : 16 SPS 010b : 32 SPS 011b : 64 SPS 100b : 128 SPS (default) 101b : 250 SPS 110b : 475 SPS 111b : 860 SPS</p>
4	COMP_MODE	R/W	0b	<p>Comparator mode (ADS1114-Q1 and ADS1115-Q1 only) This bit configures the comparator operating mode. <i>This bit serves no function on the ADS1113-Q1.</i> 0b : Traditional comparator (default) 1b : Window comparator</p>
3	COMP_POL	R/W	0b	<p>Comparator polarity (ADS1114-Q1 and ADS1115-Q1 only) This bit controls the polarity of the ALERT/RDY pin. <i>This bit serves no function on the ADS1113-Q1.</i> 0b : Active low (default) 1b : Active high</p>
2	COMP_LAT	R/W	0b	<p>Latching comparator (ADS1114-Q1 and ADS1115-Q1 only) This bit controls whether the ALERT/RDY pin latches after being asserted or clears after conversions are within the margin of the upper and lower threshold values. <i>This bit serves no function on the ADS1113-Q1.</i> 0b : Nonlatching comparator . The ALERT/RDY pin does not latch when asserted (default). 1b : Latching comparator. The asserted ALERT/RDY pin remains latched until conversion data are read by the controller or an appropriate SMBus alert response is sent by the controller. The device responds with an address, and is the lowest address currently asserting the ALERT/RDY bus line.</p>
1:0	COMP_QUE[1:0]	R/W	11b	<p>Comparator queue and disable (ADS1114-Q1 and ADS1115-Q1 only) These bits perform two functions. When set to 11, the comparator is disabled and the ALERT/RDY pin is set to a high-impedance state. When set to any other value, the ALERT/RDY pin and the comparator function are enabled, and the set value determines the number of successive conversions exceeding the upper or lower threshold required before asserting the ALERT/RDY pin. <i>These bits serve no function on the ADS1113-Q1.</i> 00b : Assert after one conversion 01b : Assert after two conversions 10b : Assert after four conversions 11b : Disable comparator and set ALERT/RDY pin to high-impedance (default)</p>

(1) This parameter expresses the full-scale range of the ADC scaling. Do not apply more than VDD + 0.3 V to the analog inputs of the device.

8.6.4 Lo_thresh (P[1:0] = 10b) [reset = 8000h] and Hi_thresh (P[1:0] = 11b) [reset = 7FFFh] Registers

These two registers are applicable to the ADS1115-Q1 and ADS1114-Q1. These registers serve no purpose in the ADS1113-Q1. The upper and lower threshold values used by the comparator are stored in two 16-bit registers in 2's complement format. The comparator is implemented as a digital comparator; therefore, the values in these registers must be updated whenever the PGA settings are changed.

The conversion-ready function of the ALERT/RDY pin is enabled by setting the Hi_thresh register MSB to 1b and the Lo_thresh register MSB to 0b. To use the comparator function of the ALERT/RDY pin, the Hi_thresh register value must always be greater than the Lo_thresh register value. The threshold register formats are shown in [Figure 8-18](#). When set to RDY mode, the ALERT/RDY pin outputs the OS bit when in single-shot mode, and provides a continuous-conversion ready pulse when in continuous-conversion mode.

Figure 8-18. Lo_thresh Register

15	14	13	12	11	10	9	8
Lo_thresh[15:8]							
R/W-80h							
7	6	5	4	3	2	1	0
Lo_thresh[7:0]							
R/W-00h							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-7. Hi_thresh Register

15	14	13	12	11	10	9	8
Hi_thresh[15:8]							
R/W-7Fh							
7	6	5	4	3	2	1	0
Hi_thresh[7:0]							
R/W-FFh							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-8. Lo_thresh and Hi_thresh Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	Lo_thresh[15:0]	R/W	8000h	Low threshold value
15:0	Hi_thresh[15:0]	R/W	7FFFh	High threshold value

9 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくこととなります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

The following sections give example circuits and suggestions for using the ADS111x-Q1 in various situations.

9.1.1 Basic Connections

The principle I²C connections for the ADS1115-Q1 are shown in [図 9-1](#).




図 9-1. Typical Connections of the ADS1115-Q1

The fully-differential voltage input of the ADS111x-Q1 is ideal for connection to differential sources with moderately low source impedance, such as thermocouples and thermistors. Although the ADS111x-Q1 can read bipolar differential signals, these devices cannot accept negative voltages on either input.

The ADS111x-Q1 draw transient currents during conversion. A 0.1-μF power-supply bypass capacitor supplies the momentary bursts of extra current required from the supply.


The ADS111x-Q1 interface directly to standard mode, fast mode, and high-speed mode I²C controllers. Any microcontroller I²C peripheral, including controller-only and single-controller I²C peripherals, operates with the ADS111x-Q1. The ADS111x-Q1 does not perform clock-stretching (that is, the device never pulls the clock line low), so this function does not need to be provided for unless other clock-stretching devices are on the same I²C bus.

Pullup resistors are required on both the SDA and SCL lines because I²C bus drivers are open drain. The size of these resistors depends on the bus operating speed and capacitance of the bus lines. Higher-value resistors consume less power, but increase the transition times on the bus, thus limiting the bus speed. Lower-value resistors allow higher speed, but at the expense of higher power consumption. Long bus lines have higher capacitance and require smaller pullup resistors to compensate. Do not use resistors that are too small to avoid bus drivers being unable to pull the bus lines low.

9.1.2 Single-Ended Inputs

The ADS1113-Q1 and ADS1114-Q1 can measure one, and the ADS1115-Q1 up to four, single-ended signals. The ADS1113-Q1 and ADS1114-Q1 can measure single-ended signals by connecting AIN1 to GND externally. The ADS1115-Q1 measures single-ended signals by appropriate configuration of the MUX[2:0] bits in the [Config register](#). [Figure 9-2](#) shows a single-ended connection scheme for ADS1115-Q1. The single-ended signal ranges from 0 V up to positive supply or +FS, whichever is lower. Negative voltages cannot be applied to these devices because the ADS111x-Q1 can only accept positive voltages with respect to ground. The ADS111x-Q1 do not lose linearity within the input range.

The ADS111x-Q1 offer a differential input voltage range of \pm FSR. Single-ended configurations use only one-half of the full-scale input voltage range. Differential configurations maximize the dynamic range of the ADC, and provide better common-mode noise rejection than single-ended configurations.



NOTE: Digital pin connections omitted for clarity.

Figure 9-2. Measuring Single-Ended Inputs

The ADS1115-Q1 also allows AIN3 to serve as a common point for measurements by appropriate setting of the MUX[2:0] bits. AIN0, AIN1, and AIN2 can all be measured with respect to AIN3. In this configuration, the ADS1115-Q1 operates with inputs, where AIN3 serves as the common point. This ability improves the usable range over the single-ended configuration because negative differential voltages are allowed when $GND < V_{(AIN3)} < VDD$; however, common-mode noise attenuation is not offered.

9.1.3 Input Protection

The ADS111x-Q1 are fabricated in a small-geometry, low-voltage process. The analog inputs feature protection diodes to the supply rails. However, the current-handling ability of these diodes is limited, and the ADS111x-Q1 can be permanently damaged by analog input voltages that exceed approximately 300 mV beyond the rails for extended periods. One way to protect against overvoltage is to place current-limiting resistors on the input lines. The ADS111x-Q1 analog inputs can withstand continuous currents as large as 10 mA.

9.1.4 Unused Inputs and Outputs

Follow the guidelines below for the connection of unused device pins:

- Either float unused analog inputs, or tie unused analog inputs to GND
- Either float NC (not connected) pins, or tie the NC pins to GND
- If the ALERT/RDY output pin is not used, leave the pin unconnected or tie the pin to VDD using a weak pullup resistor

9.1.5 Analog Input Filtering

Analog input filtering serves two purposes:

1. Limits the effect of aliasing during the sampling process
2. Reduces external noise from being a part of the measurement

Aliasing occurs when frequency components are present in the input signal that are higher than half the sampling frequency of the ADC (also known as the *Nyquist frequency*). These frequency components fold back and show up in the actual frequency band of interest below half the sampling frequency. The filter response of the digital filter repeats at multiples of the sampling frequency, also known as the modulator frequency (f_{MOD}), as shown in [Figure 9-3](#). Signals or noise up to a frequency where the filter response repeats are attenuated to a certain amount by the digital filter depending on the filter architecture. Any frequency components present in the input signal around the modulator frequency, or multiples thereof, are not attenuated and alias back into the band of interest, unless attenuated by an external analog filter.





Figure 9-3. Effect of Aliasing

Many sensor signals are inherently band-limited; for example, the output of a thermocouple has a limited rate of change. In this case, the sensor signal does not alias back into the pass-band when using a $\Delta\Sigma$ ADC. However, any noise pick-up along the sensor wiring or the application circuitry can potentially alias into the pass-band. Power line-cycle frequency and harmonics are one common noise source. External noise can also be generated from electromagnetic interference (EMI) or radio frequency interference (RFI) sources, such as nearby motors and cellular phones. Another noise source typically exists on the printed-circuit-board (PCB) in the form of clocks and other digital signals. Analog input filtering helps remove unwanted signals from affecting the measurement result.

A first-order resistor-capacitor (RC) filter is (in most cases) sufficient to either totally eliminate aliasing, or to reduce the effect of aliasing to a level within the noise floor of the sensor. Ideally, any signal beyond $f_{MOD} / 2$ is attenuated to a level below the noise floor of the ADC. The digital filter of the ADS111x-Q1 attenuate signals to a certain degree, as shown in [Figure 6-21](#). In addition, noise components are usually smaller in magnitude than the actual sensor signal. Therefore, use a first-order RC filter with a cutoff frequency set at the output data rate or 10x higher as a generally good starting point for a system design.

9.1.6 Connecting Multiple Devices

Up to four ADS111x-Q1 devices can be connected to a single I²C bus using different address pin configurations for each device. Use the address pin to set the ADS111x-Q1 to one of four different I²C addresses. Use the GND, VDD, and SCL addresses first. If SDA is used as the device address, hold the SDA line low for at least 100 ns after the SCL line goes low to make sure the device decodes the address correctly during I²C communication. An example showing four ADS111x-Q1 devices on the same I²C bus is shown in [Figure 9-4](#). One set of pullup resistors is required per bus. If needed, lower the pullup resistor values to compensate for the additional bus capacitance presented by multiple devices and increased line length.



NOTE: The ADS111x-Q1 power and input connections are omitted for clarity. The ADDR pin selects the I²C address.

Figure 9-4. Connecting Multiple ADS111x-Q1 Devices

9.1.7 Quick-Start Guide

This section provides a brief example of ADS111x-Q1 communications. Hardware for this design includes: one ADS111x-Q1 configured with an I²C address of 1001000b; a microcontroller with an I²C interface; discrete components such as resistors, capacitors, and serial connectors; and a 2-V to 5-V power supply. [Figure 9-5](#) shows the basic hardware configuration.

The ADS111x-Q1 communicate with the controller (microcontroller) through an I²C interface. The controller provides a clock signal on the SCL pin and data are transferred using the SDA pin. The ADS111x-Q1 never drive the SCL pin. For information on programming and debugging the microcontroller being used, see the device-specific product data sheet.

The first byte sent by the controller is the ADS111x-Q1 address, followed by the R/W bit that instructs the ADS111x-Q1 to listen for a subsequent byte. The second byte is the [Address Pointer register](#) byte. The third and fourth bytes sent from the controller are written to the register indicated in register address pointer bits P[1:0]. See [Figure 8-9](#) and [Figure 8-10](#) for read and write operation timing diagrams, respectively. All read and write transactions with the ADS111x-Q1 must be preceded by a START condition, and followed by a STOP condition.

For example, to write to the configuration register to set the ADS111x-Q1 to continuous-conversion mode and then read the conversion result, send the following bytes in this order:

1. **Write to Config register:**
 - First byte: 10010000b (first 7-bit I²C address followed by a low R/W bit)
 - Second byte: 00000001b (points to Config register)
 - Third byte: 10000100b (MSB of the Config register to be written)
 - Fourth byte: 10000011b (LSB of the Config register to be written)
2. **Write to Address Pointer register:**
 - First byte: 10010000b (first 7-bit I²C address followed by a low R/W bit)
 - Second byte: 00000000b (points to Conversion register)
3. **Read Conversion register:**
 - First byte: 10010001b (first 7-bit I²C address followed by a high R/W bit)
 - Second byte: the ADS111x-Q1 response with the MSB of the Conversion register
 - Third byte: the ADS111x-Q1 response with the LSB of the Conversion register




Figure 9-5. Basic Hardware Configuration

9.2 Typical Application

Shunt-based, current-measurement solutions are widely used to monitor load currents. Low-side, current-shunt measurements are independent of the bus voltage because the shunt common-mode voltage is near ground. [Figure 9-6](#) shows an example circuit for a bidirectional, low-side, current-shunt measurement system. The load current is determined by measuring the voltage across the shunt resistor that is amplified and level-shifted by a low-drift operational amplifier, [OPA333-Q1](#). The OPA333-Q1 output voltage is digitized with [ADS1115-Q1](#) and sent to the microcontroller using the I²C interface. This circuit is capable of measuring bidirectional currents flowing through the shunt resistor with great accuracy and precision.




Figure 9-6. Low-Side Current Shunt Monitoring

9.2.1 Design Requirements

[Table 9-1](#) shows the design parameters for this application.

Table 9-1. Design Parameters

DESIGN PARAMETER	VALUE
Supply voltage (VDD)	5 V
Voltage across shunt resistor (V_{SHUNT})	± 50 mV
Output data rate (DR)	≥ 200 readings per second
Typical measurement accuracy at $T_A = 25^\circ\text{C}$ ⁽¹⁾	$\pm 0.2\%$

(1) Does not account for inaccuracy of shunt resistor and the precision resistors used in the application.

9.2.2 Detailed Design Procedure

The first stage of the application circuit consists of an OPA333-Q1 in a noninverting summing amplifier configuration and serves two purposes:

- To level-shift the ground-referenced signal to allow bidirectional current measurements while running off a unipolar supply. The voltage across the shunt resistor, V_{SHUNT} , is level-shifted by a common-mode voltage, V_{CM} , as shown in [Figure 9-6](#). The level-shifted voltage, V_{INX} , at the noninverting input is given by [Equation 5](#).

$$V_{INX} = (V_{CM} \cdot R_3 + V_{SHUNT} \cdot R_4) / (R_3 + R_4) \quad (5)$$

- To amplify the level-shifted voltage (V_{INX}). The OPA333-Q1 is configured in a noninverting gain configuration with the output voltage, V_{OUT} , given by [Equation 6](#).

$$V_{OUT} = V_{INX} \cdot (1 + R_2 / R_1) \quad (6)$$

Using [Equation 5](#) and [Equation 6](#), V_{OUT} is given as a function of V_{SHUNT} and V_{CM} by [Equation 7](#).

$$V_{OUT} = (V_{CM} \cdot R_3 + V_{SHUNT} \cdot R_4) / (R_3 + R_4) \cdot (1 + R_2 / R_1) \quad (7)$$

Using [Equation 7](#) the ADC differential input voltage, before the first-order RC filter, is given by [Equation 8](#).

$$V_{OUT} - V_{CM} = V_{SHUNT} \cdot (1 + R_2 / R_1) / (1 + R_4 / R_3) + V_{CM} \cdot (R_2 / R_1 - R_3 / R_4) / (1 + R_3 / R_4) \quad (8)$$

If $R_1 = R_4$ and $R_2 = R_3$, 式 8 is simplified to 式 9.

$$V_{OUT} - V_{CM} = V_{SHUNT} \cdot (1 + R_2 / R_1) / (1 + R_4 / R_3) \quad (9)$$

9.2.2.1 Shunt Resistor Considerations

A shunt resistor (R_{SHUNT}) is an accurate resistance inserted in series with the load as shown in 图 9-6. If the absolute voltage drop across the shunt, $|V_{SHUNT}|$, is a larger percentage of the bus voltage, the voltage drop can reduce the overall efficiency and system performance. If $|V_{SHUNT}|$ is too low, measuring the small voltage drop requires careful design attention and proper selection of the ADC, operation amplifier, and precision resistors. Make sure that the absolute voltage at the shunt terminals does not result in violation of the input common-mode voltage range requirements of the operational amplifier. The power dissipation on the shunt resistor increases the temperature because of the current flowing through the resistor. To minimize the measurement errors resulting from variation in temperature, select a low-drift shunt resistor. To minimize the measurement gain error, select a shunt resistor with low tolerance value. To remove the errors caused by stray ground resistance, use a four-wire Kelvin-connected shunt resistor, as shown in 图 9-6.

9.2.2.2 Operational Amplifier Considerations

The operational amplifier used for this design example requires the following features:

- Unipolar supply operation (5 V)
- Low input offset voltage ($< 10 \mu\text{V}$) and input offset voltage drift ($< 0.5 \mu\text{V}/^\circ\text{C}$)
- Rail-to-rail input and output capability
- Low thermal and flicker noise
- High common-mode rejection ($> 100 \text{ dB}$)

The OPA333-Q1 offers all these benefits and is selected for this application.

9.2.2.3 ADC Input Common-Mode Considerations

V_{CM} sets the V_{OUT} common-mode voltage by appropriate selection of precision resistors R_1 , R_2 , R_3 , and R_4 .

If $R_1 = R_3$, $R_2 = R_4$, and $V_{SHUNT} = 0 \text{ V}$, V_{OUT} is given by 式 10.

$$V_{OUT} = V_{CM} \quad (10)$$

If V_{OUT} is connected to the ADC positive input (AINP) and V_{CM} is connected to the ADC negative input (AINN), V_{CM} appears as a common-mode voltage to the ADC. This configuration allows pseudo-differential measurements and uses the maximum dynamic range of the ADC if V_{CM} is set at midsupply ($V_{DD} / 2$). A resistor divider from V_{DD} to GND followed by a buffer amplifier can be used to generate V_{CM} .

9.2.2.4 Resistor (R_1 , R_2 , R_3 , R_4) Considerations

Proper selection of resistors R_1 , R_2 , R_3 , and R_4 is critical for meeting the overall accuracy requirements.

Using 式 8, the offset term, V_{OUT-OS} , and the gain term, A_{OUT} , of the differential ADC input are represented by 式 11 and 式 12 respectively. The error contributions from the first-order RC filters are ignored.

$$V_{OUT-OS} = V_{CM} \cdot (R_2 / R_1 - R_3 / R_4) / (1 + R_3 / R_4) \quad (11)$$

$$A_{OUT} = (1 + R_2 / R_1) / (1 + R_4 / R_3) \quad (12)$$

The tolerance, drift, and linearity performance of these resistors is critical to meeting the overall accuracy requirements. In 式 11, if $R_1 = R_3$ and $R_2 = R_4$, $V_{OUT-OS} = 0 \text{ V}$ and therefore, the common-mode voltage, V_{CM} , only contributes to level-shift V_{SHUNT} and does not introduce any error at the differential ADC inputs. High-precision resistors provide better common-mode rejection from V_{CM} .

9.2.2.5 Noise and Input Impedance Considerations

If v_{n_res} represents the input-referred rms noise from all the resistors, v_{n_op} represents the input-referred rms noise of OPA333-Q1, and v_{n_ADC} represents the input-referred rms noise of ADS1115-Q1, the total input-referred noise of the entire system, v_N , can be approximated by 式 13.

$$v_N^2 = v_{n_res}^2 + v_{n_op}^2 + v_{n_ADC} / (1 + R_2 / R_1)^2 \quad (13)$$

The ADC noise contribution, v_{n_ADC} , is attenuated by the noninverting gain stage.

If the gain of the noninverting gain stage is high (≥ 5), a good approximation for $v_{n_res}^2$ is given by 式 14. The noise contribution from resistors R_2 , R_4 , R_5 , and R_6 when referred to the input is smaller in comparison to R_1 and R_3 and can be neglected for approximation purposes.

$$v_{n_res}^2 = 4 \cdot k \cdot T \cdot (R_1 + R_3) \cdot \Delta f \quad (14)$$

where:

- where k = Boltzmann constant
- T = temperature (in kelvins)
- Δf = noise bandwidth

An approximation for the input impedance, R_{IN} , of the application circuit is given by 式 15. R_{IN} can be modeled as a resistor in parallel with the shunt resistor, and can contribute to additional gain error.

$$R_{IN} = R_3 + R_4 \quad (15)$$

From 式 14 and 式 15, a trade-off exists between v_N and R_{IN} . If R_3 increases, v_{n_res} increases, and therefore, the total input-referred rms system noise, v_N , increases. If R_3 decreases, the input impedance, R_{IN} , drops, and causes additional gain error.

9.2.2.6 First-Order RC Filter Considerations

Although the device digital filter attenuates high-frequency noise, use a first-order, low-pass RC filter at the ADC inputs to further reject out-of-bandwidth noise and avoid aliasing. A differential low-pass RC filter formed by R_5 , R_6 , and the differential capacitor C_{DIFF} sets the -3 -dB cutoff frequency, f_C , given by 式 16. These filter resistors produce a voltage drop because of the input currents flowing into and out of the ADC. This voltage drop can contribute to an additional gain error. Limit the filter resistor values to below 1 k Ω .

$$f_C = 1 / [2\pi \cdot (R_5 + R_6) \cdot C_{DIFF}] \quad (16)$$

Two common-mode filter capacitors (C_{CM1} and C_{CM2}) are also added to offer attenuation of high-frequency, common-mode noise components. Select a differential capacitor, C_{DIFF} , that is at least an order of magnitude (10x) larger than these common-mode capacitors because mismatches in these common-mode capacitors can convert common-mode noise into differential noise.

9.2.2.7 Circuit Implementation

表 9-2 shows the chosen values for this design.

表 9-2. Parameters

PARAMETER	VALUE
V_{CM}	2.5 V
FSR of ADC	± 0.256 V
Output data rate	250 SPS
R_1, R_3	1 k Ω ⁽¹⁾
R_2, R_4	5 k Ω ⁽¹⁾
R_5, R_6	100 Ω ⁽¹⁾
C_{DIFF}	0.22 μ F
C_{CM1}, C_{CM2}	0.022 μ F

(1) 1% precision resistors used.

Using 式 7, if V_{SHUNT} ranges from -50 mV to $+50$ mV, the application circuit produces a differential voltage ranging from -0.250 V to $+0.250$ V across the ADC inputs. The ADC is therefore configured at a FSR of ± 0.256 V to maximize the dynamic range of the ADC.

The -3 dB cutoff frequencies of the differential low-pass filter and the common-mode low-pass filters are set at 3.6 kHz and 0.36 kHz, respectively.

R_{SHUNT} typically ranges from 0.01 m Ω to 100 m Ω . Therefore, if $R_1 = R_3 = 1$ k Ω , a good trade-off exists between the circuit input impedance and input referred resistor noise as explained in the [Noise and Input Impedance Considerations](#) section.

A simple resistor divider followed by a buffer amplifier is used to generate V_{CM} of 2.5 V from a 5-V supply.

9.2.2.8 Results Summary



A precision voltage source is used to sweep V_{SHUNT} from -50 mV to $+50$ mV. The application circuit produces a differential voltage of -250 mV to $+250$ mV across the ADC inputs. 图 9-7 and 图 9-8 show the measurement results. The measurements are taken at $T_A = 25^\circ\text{C}$. Although 1% tolerance resistors are used, the exact value of these resistors are measured with a Fluke 4.5 digit multimeter to exclude the errors resulting from inaccuracy of these resistors. In 图 9-7, the x-axis represents V_{SHUNT} and the black line represents the measured digital output voltage in mV. In 图 9-8, the x-axis represents V_{SHUNT} , the black line represents the total measurement error in %, the blue line represents the total measurement error in % after excluding the errors from precision resistors, and the green line represents the total measurement error in % after excluding the errors from precision resistors and performing a system offset calibration with $V_{SHUNT} = 0$ V. 表 9-3 shows a results summary.

表 9-3. Results Summary⁽¹⁾

PARAMETER	VALUE
Total error, including errors from 1% precision resistors	1.89%
Total error, excluding errors from 1% precision resistors	0.17%
Total error, after offset calibration, excluding errors from 1% precision resistors	0.11%

(1) $T_A = 25^\circ\text{C}$, not accounting for inaccuracy of shunt resistor.

9.2.3 Application Curves



9.3 Power Supply Recommendations


The device requires a single unipolar supply, VDD, to power both the analog and digital circuitry of the device.

9.3.1 Power-Supply Sequencing

Wait approximately 50 μs after VDD is stabilized before communicating with the device to allow the power-up reset process to complete.

9.3.2 Power-Supply Decoupling



Good power-supply decoupling is important to achieve optimum performance. VDD must be decoupled with at least a 0.1- μF capacitor, as shown in 9-9. The 0.1- μF bypass capacitor supplies the momentary bursts of extra current required from the supply when the device is converting. Place the bypass capacitor as close to the power-supply pin of the device as possible using low-impedance connections. Use multilayer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoid the use of vias for connecting the capacitors to the device pins for better noise immunity. Using multiple vias in parallel lowers the overall inductance, and is beneficial for connections to ground planes.




9-9. ADS1115-Q1 Power-Supply Decoupling

9.4 Layout

9.4.1 Layout Guidelines

Employ best design practices when laying out a printed-circuit board (PCB) for both analog and digital components. For optimal performance, separate the analog components [such as ADCs, amplifiers, references, digital-to-analog converters (DACs), and analog MUXs] from digital components [such as microcontrollers, complex programmable logic devices (CPLDs), field-programmable gate arrays (FPGAs), radio frequency (RF) transceivers, universal serial bus (USB) transceivers, and switching regulators]. An example of good component placement is shown in  9-10. Although  9-10 provides a good example of component placement, the best placement for each application is unique to the geometries, components, and PCB fabrication capabilities employed. That is, there is no single layout that is perfect for every design and careful consideration must always be used when designing with any analog component.




 9-10. System Component Placement


The following outlines some basic recommendations for the layout of the ADS111x-Q1 to get the best possible performance of the ADC. A good design can be ruined with a bad circuit layout.

- Separate analog and digital signals. To start, partition the board into analog and digital sections where the layout permits. Route digital lines away from analog lines. This architecture prevents digital noise from coupling back into analog signals.
- Fill void areas on signal layers with ground fill.
- Provide good ground return paths. Signal return currents flow on the path of least impedance. If the ground plane is cut or has other traces that block the current from flowing right next to the signal trace, the current must find another path to return to the source and complete the circuit. If the current is forced into a larger path, longer route increases the chance that the signal radiates. Sensitive signals are more susceptible to EMI interference.
- Use bypass capacitors on supplies to reduce high-frequency noise. Do not place vias between bypass capacitors and the active device. Placing the bypass capacitors on the same layer as close to the active device yields the best results.
- Consider the resistance and inductance of the routing. Often, traces for the inputs have resistances that react with the input bias current and cause an added error voltage. Reduce the loop area enclosed by the source signal and the return current in order to reduce the inductance in the path. Reduce the inductance to reduce the EMI pickup, and reduce the high frequency impedance observed by the device.
- Differential inputs must be matched for both the inputs going to the measurement source.
- Analog inputs with differential connections must have a capacitor placed differentially across the inputs. Best input combinations for differential measurements use adjacent analog input lines such as AIN0, AIN1 and AIN2, AIN3. The differential capacitors must be of high quality. The best ceramic chip capacitors are COG (NPO), which have stable properties and low-noise characteristics.

9.4.2 Layout Example



9-11. ADS1115-Q1 VSSOP Package



9-12. ADS1115-Q1 UQFN Package

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [OPA333-Q1 Automotive, 1.8-V, Micropower, CMOS, Zero-Drift Operational Amplifier data sheet](#)
- Texas Instruments, [MSP430F20x3, MSP430F20x2, MSP430F20x1 Mixed-Signal Microcontrollers data sheet](#)

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の [使用条件](#) を参照してください。

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ADS1113BQDGSRQ1	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	19L6	Samples
ADS1113QNKSQRQ1	ACTIVE	UQFN	NKS	10	5000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	N6J	Samples
ADS1114BQDGSRQ1	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	19K6	Samples
ADS1114QNKSQRQ1	ACTIVE	UQFN	NKS	10	5000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	N5J	Samples
ADS1115BQDGSRQ1	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	19J6	Samples
ADS1115QNKSQRQ1	ACTIVE	UQFN	NKS	10	5000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	N4J	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ADS1113-Q1, ADS1114-Q1, ADS1115-Q1 :

- Catalog : [ADS1113](#), [ADS1114](#), [ADS1115](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS1113BQDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
ADS1113QNKSRQ1	UQFN	NKS	10	5000	180.0	8.4	1.8	2.35	0.7	4.0	8.0	Q1
ADS1114BQDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
ADS1114QNKSRQ1	UQFN	NKS	10	5000	180.0	8.4	1.8	2.35	0.7	4.0	8.0	Q1
ADS1115BQDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
ADS1115QNKSRQ1	UQFN	NKS	10	5000	180.0	8.4	1.8	2.35	0.7	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS1113BQDGSRQ1	VSSOP	DGS	10	2500	366.0	364.0	50.0
ADS1113QNKSQRQ1	UQFN	NKS	10	5000	213.0	191.0	35.0
ADS1114BQDGSRQ1	VSSOP	DGS	10	2500	366.0	364.0	50.0
ADS1114QNKSQRQ1	UQFN	NKS	10	5000	213.0	191.0	35.0
ADS1115BQDGSRQ1	VSSOP	DGS	10	2500	366.0	364.0	50.0
ADS1115QNKSQRQ1	UQFN	NKS	10	5000	213.0	191.0	35.0



NKS0010A



PACKAGE OUTLINE

UQFN - 0.6 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4228435/A 01/2022

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


NKS0010A

UQFN - 0.6 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:30X



SOLDER MASK DETAILS
NOT TO SCALE

4228435/A 01/2022

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

NKS0010A

UQFN - 0.6 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICKNESS
SCALE: 40X

4228435/A 01/2022

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DGS0010A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187, variation BA.

EXAMPLE BOARD LAYOUT

DGS0010A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:10X



SOLDER MASK DETAILS
NOT TO SCALE

4221984/A 05/2015

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DGS0010A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:10X

4221984/A 05/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated