Loading [MathJax]/jax/output/SVG/fonts/TeX/fontdata.js
Menu
Product
Email
PDF
Order now
TAS5558 8-Channel HD Compatible Audio Processor with ASRC and PWM Output
SLES273B
April 2013 – April 2015
TAS5558
PRODUCTION DATA.
CONTENTS
SEARCH
TAS5558 8-Channel HD Compatible Audio Processor with ASRC and PWM Output
1
Features
2
Applications
3
Description
4
Revision History
5
Pin Configuration and Functions
6
Specifications
6.1
Absolute Maximum Ratings
6.2
ESD Ratings
6.3
Recommended Operating Conditions
6.4
Thermal Information
6.5
Electrical Characteristics
6.6
Dynamic Performance
6.7
SRC Performance
6.8
Timing I2C Serial Control Port Operation
6.9
Reset Timing (RESET)
6.10
Power-Down (PDN) Timing
6.11
Back-End Error (BKND_ERR)
6.12
Mute Timing (MUTE)
6.13
Headphone Select (HP_SEL)
6.14
Switching Characteristics - Clock Signals
6.15
Switching Characteristics - Serial Audio Port
6.16
Volume Control
6.17
Typical Characteristics
7
Detailed Description
7.1
Overview
7.2
Functional Block Diagram
7.3
Feature Description
7.3.1
Serial Audio Interface Control and Timing
7.3.1.1
Input I2S Timing
7.3.1.2
Left-Justified Timing
7.3.1.3
Right-Justified Timing
7.3.2
OUTPUT Serial Audio Output
7.3.3
I2S Master Mode
7.3.4
LRCKO and SCLKO
7.3.5
PWM Features
7.3.5.1
DC Blocking (High-Pass Filter Enable/Disable)
7.3.5.2
AM Interference Avoidance
7.3.6
TAS5558 Controls and Status
7.3.6.1
I2C Status Registers
7.3.6.1.1
General Status Register (0x01)
7.3.6.1.2
Error Status Register (0x02)
7.3.6.2
TAS5558 Pin Controls
7.3.6.2.1
Reset (RESET)
7.3.6.2.2
Power Down (PDN)
7.3.6.2.3
Back-End Error (BKND_ERR)
7.3.6.2.3.1
BKND_ERR and VALID
7.3.6.2.4
Speaker/Headphone Selector (HP_SEL)
7.3.6.2.5
Mute (MUTE)
7.3.6.2.6
Power-Supply Volume Control (PSVC)
7.4
Device Functional Modes
7.4.1
Power Supply
7.4.2
Clock, PLL, and Serial Data Interface
7.4.3
Serial Audio Interface
7.4.4
I 2C Serial-Control Interface
7.4.5
Device Control
7.4.6
Energy Manager
7.4.7
Digital Audio Processor (DAP)
7.4.7.1
TAS5558 Audio-Processing Configurations
7.4.7.2
TAS5558 Audio-Processing Feature Sets
7.4.8
Pulse Width Modulation Schemes
7.4.9
TAS5558 DAP Architecture Diagrams
7.4.10
I 2C Coefficient Number Formats
7.4.10.1
Digital Audio Processor (DAP) Arithmetic Unit
7.4.10.2
28-Bit 5.23 Number Format
7.4.10.3
TAS5558 Audio Processing
7.4.11
Input Crossbar Mixer
7.4.12
Biquad Filters
7.4.13
Bass and Treble Controls
7.4.14
Volume, Automute, and Mute
7.4.15
Loudness Compensation
7.4.15.1
Loudness Example
7.4.16
Dynamic Range Control (DRC)
7.4.16.1
DRC Implementation
7.4.16.2
Compression/Expansion Coefficient Computation Engine Parameters
7.4.16.2.1
Threshold Parameter Computation
7.4.16.2.2
Offset Parameter Computation
7.4.16.2.3
Slope Parameter Computation
7.4.17
THD Manager
7.4.18
Downmix Algorithm and I2S Out
7.4.19
Stereo Downmixes/(or Fold-Downs)
7.4.19.1
Left Total/Right Total (Lt/Rt)
7.4.19.2
Left Only/Right Only (Lo/Ro)
7.4.20
Output Mixer
7.4.21
Device Configuration Controls
7.4.21.1
Channel Configuration
7.4.21.2
Headphone Configuration Registers
7.4.21.3
Audio System Configurations
7.4.21.3.1
Using Line Outputs in 6-Channel Configurations
7.4.21.4
Recovery from Clock Error
7.4.21.5
Power-Supply Volume-Control Enable
7.4.21.6
Volume and Mute Update Rate
7.4.21.7
Modulation Index Limit
7.4.22
Master Clock and Serial Data Rate Controls
7.4.22.1
192kHz Native Processing Mode
7.4.22.2
Supported MCLK Frequencies on the TAS5558
7.4.22.3
PLL Operation
7.4.22.4
MCLK Ratio Auto Detection
7.4.23
Bank Controls (ASRC Bypass only)
7.4.23.1
Manual Bank Selection
7.4.23.2
Automatic Bank Selection
7.4.23.2.1
Coefficient Write Operations While Automatic Bank Switch Is Enabled
7.4.23.3
Bank Set
7.4.23.4
Bank-Switch Timeline
7.4.23.5
Bank-Switching Example 1
7.5
Programming
7.5.1
I2C Serial-Control Interface (Slave Addresses 0x36)
7.5.1.1
General I2C Operation
7.5.1.2
Single- and Multiple-Byte Transfers
7.5.1.3
Single-Byte Write
7.5.1.4
Multiple-Byte Write
7.5.1.5
Incremental Multiple-Byte Write
7.5.1.6
Single-Byte Read
7.5.1.7
Multiple-Byte Read
7.6
Register Maps
7.6.1
Serial-Control I2C Register Summary
7.6.2
Serial-Control Interface Register Definitions
7.6.2.1
Clock Control Register (0x00)
7.6.2.2
General Status Register 0 (0x01)
7.6.2.3
Error Status Register (0x02)
7.6.2.4
System Control Register 1 (0x03)
7.6.2.5
System Control Register 2 (0x04)
7.6.2.6
Channel Configuration Control Registers (0x05-0x0C)
7.6.2.7
Headphone Configuration Control Register (0x0D)
7.6.2.8
Serial Data Interface Control Register (0x0E)
7.6.2.9
Soft Mute Register (0x0F)
7.6.2.10
Energy Manager Status Register (0x10)
7.6.2.11
Automute Control Register (0x14)
7.6.2.12
Output Automute PWM Threshold and Back-End Reset Period Register (0x15)
7.6.2.13
Modulation Index Limit Register (0x16, 0x17, 0x18, 0x19)
7.6.2.14
AD Mode - 8 Interchannel Channel Delay and Global Offset Registers (0x1B to 0x23)
7.6.2.15
Special Low Z and Mid Z Ramp/Stop Period (0x24)
7.6.2.16
PWM and EMO Control Register (0x25)
7.6.2.17
Individual Channel Shutdown (0x27)
7.6.2.18
Input Mux Registers (0x30, 0x31, 0x32, 0x33)
7.6.2.19
PWM Mux Registers (0x34, 0x35, 0x36, 0x37)
7.6.2.20
BD Mode and Ternary - 8 Interchannel Channel Delay (0x38 to 0x3F)
7.6.2.21
Bank-Switching Command Register (0x40) (TAS5558 + ASRC Bypass)
7.6.2.22
Input Mixer Registers, Channels 1-8 (0x41-0x48)
7.6.2.23
Bass Mixer Registers (0x49-0x50)
7.6.2.24
Biquad Filter Register (0x51-0x88)
7.6.2.25
Bass and Treble Register, Channels 1-8 (0x89-0x90)
7.6.2.26
Loudness Registers (0x91-0x95)
7.6.2.27
DRC1 Control Register CH1-7 (0x96) - Write
7.6.2.28
DRC2 Control Register CH8 (0x97) - Write Register
7.6.2.29
DRC1 Data Registers (0x98-0x9C)
7.6.2.30
DRC2 Data Registers (0x9D-0xA1)
7.6.2.31
DRC Bypass Registers (0xA2-0xA9)
7.6.2.32
Output Select and Mix Registers 8x2 (0x-0xAF)
7.6.2.33
8×3 Output Mixer Registers (0xB0-0xB1)
7.6.2.34
ASRC Registers (0xC3-C5)
7.6.2.35
Auto Mute Behavior (0xCC)
7.6.2.36
PSVC Volume Biquad Register (0xCF)
7.6.2.37
Volume, Treble, and Bass Slew Rates Register (0xD0)
7.6.2.38
Volume Registers (0xD1-0xD9)
7.6.2.39
Bass Filter Set Register (0xDA)
7.6.2.40
Bass Filter Index Register (0xDB)
7.6.2.41
Treble Filter Set Register (0xDC)
7.6.2.42
Treble Filter Index (0xDD)
7.6.2.43
AM Mode Register (0xDE)
7.6.2.44
PSVC Range Register (0xDF)
7.6.2.45
General Control Register (0xE0)
7.6.2.46
96kHz Dolby Downmix Coefficients (0xE3 to 0xE8)
7.6.2.47
THD Manager Configuration (0xE9 and 0xEA)
7.6.2.48
SDIN5 Input Mixer (0xEC-0xF3)
7.6.2.49
192kHZ Process Flow Output Mixer (0xF4-0xF7)
7.6.2.50
192kHz Dolby Downmix Coefficients (0xFB and 0xFC)
8
Application and Implementation
8.1
Application Information
8.2
Typical Applications
8.2.1
TAS5558 DVD Receiver Application
8.2.1.1
Design Requirements
8.2.1.2
Detailed Design Procedure
8.2.1.3
Application Curves
8.2.2
Serial Port Master/Slave Configurations
8.2.2.1
Design Requirements
8.2.2.2
Detailed Design Procedure
8.2.2.3
Application Curves
8.2.3
Device System Diagrams
8.2.3.1
Design Requirements
8.2.3.2
Detailed Design Procedure
8.2.3.3
Application Curves
8.3
Do’s and Don’ts
8.3.1
Frequency Scaling AM Avoidance
8.4
Initialization Set Up
8.4.1
Startup Register Writes to get Audio Functioning
9
Power Supply Recommendations
9.1
Power Supply
9.2
Energy Manager
9.3
Programming Energy Manager
10
Layout
10.1
Layout Guidelines
10.2
Layout Example
11
Device and Documentation Support
11.1
Documentation Support
11.1.1
Related Documentation
11.2
Trademarks
11.3
Electrostatic Discharge Caution
11.4
Glossary
12
Mechanical, Packaging, and Orderable Information
IMPORTANT NOTICE
パッケージ・オプション
メカニカル・データ（パッケージ｜ピン）
DCA|56
MPDS010E
サーマルパッド・メカニカル・データ
DCA|56
PPTD249B
発注情報
sles273b_oa
sles273b_pm
search
No matches found.
Full reading width
Full reading width
Comfortable reading width
Expanded reading width
Card for each section
Card with all content