Loading [MathJax]/jax/output/SVG/fonts/TeX/fontdata.js
Menu
Product
Email
PDF
Order now
UCC28250 Advanced PWM Controller With Prebias Operation
SLUSA29D
April 2010 – August 2015
UCC28250
PRODUCTION DATA.
CONTENTS
SEARCH
UCC28250 Advanced PWM Controller With Prebias Operation
1
Features
2
Applications
3
Description
4
Revision History
5
Pin Configuration and Functions
6
Specifications
6.1
Absolute Maximum Ratings
6.2
ESD Ratings
6.3
Recommended Operating Conditions
6.4
Thermal Information
6.5
Electrical Characteristics
6.6
Typical Characteristics
7
Detailed Description
7.1
Overview
7.2
Functional Block Diagram
7.3
Feature Description
7.3.1
VDD (5/12)
7.3.2
VREF (Reference Generator) (20/7)
7.3.3
EN (Enable Pin) (18/5)
7.3.4
RT (Oscillator Frequency Set and Synchronization) (15/2)
7.3.5
SP (Synchronous Rectifier Turnoff to Primary Output Turnon Dead Time Programming) (13/19)
7.3.6
PS (Primary Output Turnoff to Synchronous Rectifier Turnon Dead Time Programming) (11/18)
7.3.7
RAMP/CS (PWM Ramp Input or Current Sense Input) (16/3)
7.3.7.1
RAMP: Voltage Mode Control With Feed-Forward Operation
7.3.7.2
CS: Current Mode Control
7.3.8
REF/EA+ (1/8)
7.3.9
FB/EA- (2/9)
7.3.10
COMP (3/10)
7.3.11
VSENSE (14/1)
7.3.12
SS (Soft Start Programming Pin) (13/20)
7.3.13
ILIM (Current Limit for Cycle-By-Cycle Overcurrent Protection) (17/4)
7.3.14
HICC (10/17)
7.3.15
OVP/OTP (19/6)
7.3.16
OUTA (9/16) and OUTB (8/15)
7.3.17
SRA (7/14) and SRB (6/13)
7.3.18
GND (4/11)
7.4
Device Functional Modes
8
Applications and Implementation
8.1
Application Information
8.1.1
Error Amplifier and PWM Generation
8.1.2
Prebiased Start-Up
8.1.2.1
Secondary-Side Control
8.1.2.2
Primary-Side Control
8.1.2.3
Voltage Mode Control and Input Voltage Feed-Forward
8.1.2.3.1
Condition 1
8.1.2.3.2
Condition 2
8.1.2.3.3
Condition 3
8.1.2.4
Peak Current Mode Control
8.1.2.5
Cycle-by-Cycle Current Limit and Hiccup Mode Protection
8.2
Typical Applications
8.2.1
Design Example
8.2.1.1
Design Requirements
8.2.1.2
Detailed Design Procedure
8.2.1.2.1
Step 1, Power Stage Design
8.2.1.2.2
Step 2, Feedback Loop Design
8.2.1.2.3
Step 3, Programming the Device
8.2.1.2.3.1
Step 3-1
8.2.1.2.3.2
Step 3-2, Determine RAMP Resistance and Capacitance
8.2.1.2.4
Step 3-3, Determine Soft-Start Capacitance
8.2.1.2.5
Step 3-4, Determine Dead-Time Resistance
8.2.1.2.6
Step 3-5, Determine OCP Hiccup Off-Time Capacitance
8.2.1.2.7
Step 3-6, Determine Primary-Side OVP Resistance
8.2.1.2.8
Step 3-7, Select Capacitance for VDD and VREF
8.2.1.3
Application Curves
8.2.2
Secondary-Side Half-Bridge Controller with Synchronous Rectification
9
Power Supply Recommendations
10
Layout
10.1
Layout Guidelines
10.2
Layout Example
10.3
Thermal Protection
11
Device and Documentation Support
11.1
Documentation Support
11.1.1
Related Documentation
11.2
Community Resources
11.3
Trademarks
11.4
Electrostatic Discharge Caution
11.5
Glossary
12
Mechanical, Packaging, and Orderable Information
IMPORTANT NOTICE
Package Options
Mechanical Data (Package|Pins)
RGP|20
MPQF126G
PW|20
MPDS362A
Thermal pad, mechanical data (Package|Pins)
RGP|20
QFND122S
Orderable Information
slusa29d_oa
slusa29d_pm
search
No matches found.
Full reading width
Full reading width
Comfortable reading width
Expanded reading width
Card for each section
Card with all content